

**UTILITY  
PATENT APPLICATION  
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 0057-2534-2YY DIV

First Inventor or Application Identifier Shuichi UENO

Title SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME

10/28/99  
PTO  
09/429288

**APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents

1. ☒ Fee Transmittal Form (e.g. PTO/SB/17)  
(Submit an original and a duplicate for fee processing)
2. ☒ Specification Total Pages **137**
3. ☒ Drawing(s) (35 U.S.C. 113) Total Sheets **56**
4. ☒ Oath or Declaration Total Pages **4**
- a. ☐ Newly executed (original or copy)
- b. ☒ Copy from a prior application (37 C.F.R. §1.63(d))  
(for continuation/divisional with box 15 completed)
- i. ☐ **DELETION OF INVENTOR(S)**  
Signed statement attached deleting inventor(s) named  
in the prior application, see 37 C.F.R. §1.63(d)(2) and  
1.33(b).
5. ☒ Incorporation By Reference (usable if box 4B is checked)  
The entire disclosure of the prior application, from which a copy of  
the oath or declaration is supplied under Box 4B, is considered to be  
part of the disclosure of the accompanying application and is hereby  
incorporated by reference therein.

ADDRESS TO: Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

**ACCOMPANYING APPLICATION PARTS**

6. ☐ Assignment Papers (cover sheet & document(s))
7. ☐ 37 C.F.R. §3.73(b) Statement ☐ Power of Attorney  
(when there is an assignee)
8. ☐ English Translation Document (if applicable)
9. ☒ Information Disclosure  
Statement (IDS)/PTO-1449 & ☐ Copies of IDS  
PTO-892 (2 sheets) Citations
10. ☒ Preliminary Amendment
11. ☒ White Advance Serial No. Postcard
12. ☐ Small Entity Statement(s) ☐ Statement filed in prior  
application. Status still proper  
and desired.
13. ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
14. ☒ Other: **Request for Priority  
Letter Requesting Approval of  
Drawing Changes w/Figures 11, 45,  
61 and 68**

15. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below:

☐ Continuation ☒ Divisional ☐ Continuation-in-part (CIP) of prior application no.: 08/958,546


Prior application information: Examiner: Abraham, F. Group Art Unit: 2811

16. Amend the specification by inserting before the first line the sentence:

- ☒ This application is a ☒ Continuation ☐ Division ☐ Continuation-in-part (CIP)  
of application Serial No. 08/958,546 Filed on October 27, 1997
- ☐ This application claims priority of provisional application Serial No. Filed

**17. CORRESPONDENCE ADDRESS**

OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.  
FOURTH FLOOR  
1755 JEFFERSON DAVIS HIGHWAY  
ARLINGTON, VIRGINIA 22202  
(703) 413-3000  
FACSIMILE: (703) 413-2220

Name:	Gregory J. Maier	Registration No.:	25,599
Signature:		Date:	10/27/99
Name:	Carl E. Schlier	Registration No.:	34,426

0057-2534-2YY DIV

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF: :  
Shuichi UENO et al. : ATTN: APPLICATION BRANCH  
SERIAL NO: NEW APPLICATION :  
FILED: HEREWITH :  
FOR: SEMICONDUCTOR DEVICE AND :  
METHOD OF MANUFACTURING :  
THE SAME :

PRELIMINARY AMENDMENT

ASSISTANT COMMISSIONER FOR PATENTS  
WASHINGTON, D.C. 20231

SIR:

Prior to examination on the merits, please amend the above-identified application as follows:

IN THE SPECIFICATION

Page 1, line 25, change "leak" to --leakage--.

Page 2, line 1, change "leak" to --leakage--.

Page 6, line 3, change "either" to --each of the--.

Page 9, line 21, change "leak" to --leakage-- (both occurrences);

line 22, change "leak" to --leakage--;

line 23, change "leak" to --leakage--.

Page 10, line 8, change "Fig 80" to --Fig. 80--.

Page 15, line 7, change "84" to --83--;

line 8, change "84" to --83--.

Page 16, line 15, change "rectangle" to --rectangular--;

line 17, change "rectangle" to --rectangular--.

Page 18, line 12, change "into" to --to--.

Page 19, line 24, change "leak" to --leakage--.

Page 20, line 4, change "steps" to --step--;

line 22, change "to" to --of--; same line, delete "an";

line 25, change "leak" to --leakage--.

Page 24, line 2, change " $1 \times 10^{12}/\text{cm}^2$ " to -- $1 \times 10^{12}/\text{cm}^2$ --;

line 3, change "either" to --each of the--.

Page 25, line 12, change "into" to --to--;

line 23, before "step" insert --a--.

Page 26, line 5, before "step" insert --a--;

line 13, before "step" insert --a--;

line 20, before "step" insert --a--;

line 23, before "step" insert --a--.

Page 27, line 5, delete "since";

line 7, change "into" to --to--;

line 18, change "she" to --the--.

Page 28, line 17, change "leak" to --leakage--;

line 20, change "leak" to --leakage--;

line 21, change "leak" to --leakage--.

Page 29, line 3, change "steps" to --step--;

line 7, change "st" to --in--;

line 18, delete "an";

line 20, delete "a" (first occurrence);

line 21, change "micropsocessing" to --microprocessing--;

line 22, change "IDEM" to --IEDM--.

Page 30, line 3, change "to" to --of--; same line, delete "an".

Page 34, line 11, change "A-A' line, B-B' line and C-C' line" to --line A-A', line B-B' and line C-C'--.

Page 36, line 24, change "rectangle" to --rectangular--.

Page 37, line 1, change "rectangle" to --rectangular--.

Page 38, line 4, change "261" to --751--;

line 20, change "into" to --to--.

Page 40, line 11, change "leak" to --leakage--;

line 14, change "leak" to --leakage--;

line 15, change "leak" to --leakage--.

Page 41, line 10, change "leak" to --leakage-- (both occurrences); same line, change "determines" to --determined--.

Page 42, line 23, change "leak" to --leakage--;

line 25, change "leak" to --leakage--.

Page 43, line 1, change "break through to" to --breakthrough in--;

line 2, change "leak" to --leakage--;

line 25, delete "a" (both occurrence).

Page 44, line 9, change "layer, the" to --layer. The--.

Page 45, line 18, change "leak" to --leakage--;

line 19, change "leak" to --leakage--;

line 20, change "leak" to --leakage--;

line 23, change "break through to" to --breakthrough in--;



line 24, change "leak" to --leakage--.

Page 46, line 9, delete "a" (both occurrences);

line 18, change "layer, the" to --layer. The--.

Page 47, line 2, change "layer, the" to --layer. The--.

Page 48, line 12, change "leak" to --leakage--;

line 13, change "leak" to --leakage--;

line 15, change "leak" to --leakage--;

line 18, change "leak" to --leakage--.

Page 49, line 2, change "includes a first to a" to --include first--;

line 11, change "layer, the" to --layer. The--;

line 20, change "layer, the" to --layer. The--.

Page 50, line 20, change "leak" to --leakage--;

line 22, change "leak" to --leakage--.

Page 53, line 4, before "in" insert --relatively low--;

line 9, change "are" to --is--.

Page 54, line 1, change "a first to a" to --first to--.

Page 55, line 1, delete "a";

line 2, delete "a" (first occurrence).

Page 56, line 6, change "leak" to --leakage--.

Page 61, line 3, change "A-A' line" to --line A-A'--;

line 15, change "A-A' line" to --line A-A'--.

Page 62, line 6, change "A-A' line" to --line A-A'--;

line 9, change "A-A' line" to --line A-A'--;

line 19, change "thick" to --thicker--;

line 23, change "excessive" to --excessively--.

Page 67, lines 10-11, change "A-A' line, B-B' line and C-C' line" to --line A-A', line B-B' and line C-C'--.

Page 68, line 6, change "A-A' line" to--line A-A'--;

lines 8-9, change "B-B' line" to--line B-B'--;

line 9, change "C-C' line" to--line C-C'--;

line 12, change "impurity dose" to --the impurity doses--.

Page 71, line 6, change "42B" to --421--;

line 12, change "layers 42A - 42C" to --layer 421--.

Page 72, lines 18, 19, 21 and 24, change "leak" to --leakage--.

Page 73, line 18, delete "in" and change "leak" to --leakage--;

line 23, change "of causes" to --cause of--.

Page 74, line 10, change "prevents" to --prevent--.

Page 76, line 13, change "22" to --72--.

Page 80, line 10, change "A-A' line, B-B' line and C-C' line" to --line A-A', line B-B' and line C-C'--;

line 24, change "A-A' line" to --line A-A'--.

Page 81, line 2, change "B-B' line" to --line B-B'--;

line 3, change "C-C' line" to --line C-C'--;

line 10, change "A-A' line" to --line A-A'--.

Page 83, line 2, after "120" (first occurrence) insert --is formed--;

line 22, change "rectangle" to --rectangular--.

Page 85, line 14, change "impurity" to --nitrogen--;

line 16, change "421" to --281--.

Page 86, line 2, change "280A" to -281--.

Page 87, line 7, change "impurity" to --nitrogen--;

lines 18, 21 and 25, change "leak" to --leakage-- (all occurrences);

line 23, change "impurity" to --nitrogen--.

Page 88, line 16, change "stages" to --stage--;

line 21, change "of causes" to --cause of--.

Page 89, line 22, change "leak" to --leakage--.

Page 93, line 2, change " $5 \times 10^{12}/\text{cm}^2$ " to  $-5 \times 10^{15}/\text{cm}^2$ --; and change "Boron (B)" to --Phosphorous (P)--;

line 3, change "10keV" to --30keV--.

line 9, change "A-A' line, B-B' line and C-C' line" to --line A-A', line B-B' and line C-C'--;

line 21, change "C-C' line" to --line C-C'--;

line 22, change "A-A' line" to --line A-A'--;

line 23, change "B-B' line" to --line B-B'--.

Page 94, line 4, change "A-A' line and B-B' line" to --line A-A' and line B-B'--;

line 6, change "A-A' line and the B-B' line" to --line A-A' and the line B-B'--;

line 8, change "C-C' line" to --line C-C'--;

line 11, change "A-A' line and the C-C' line" to --line A-A' and the line C-C'--.

Page 98, lines 14, 16 and 19, change "leak" to --leakage-- (all occurrences);

line 10, change "thick" to --thicker--;

line 24, change "of causes" to --cause of--.

Page 99, line 24, change "she" to --the--.

Page 100, line 16, change "53" to --76--.

Page 101, line 1, change "53" to --76--.

Page 103, line 14, change "A-A' line, B-B' line and C-C' line" to --line A-A', line B-B' and line C-C'--.

Page 104, line 13, change "T71" to --T72--.

Page 107, lines 5 and 7, change "rectangle" to --rectangular--.

Page 110, line 25, change "thick" to --thicker--.

Page 111, lines 6, 9 and 13, change "leak" to --leakage-- (all occurrences).

Page 112, line 4, change "stages" to --stage--;

line 9, change "of causes" to --cause of--.

Page 113, lines 16 and 21, change "transistors" to --transistor--.

Page 115, line 1, delete "a" (second occurrence).

Page 117, line 14, change "D-D' line" to --line D-D'--.

Page 118, lines 2 and 11, change "thick" to --thicker--;

line 3, change "high" to --higher--;

line 10, change "L1 operates" to --L1 operates--.

Page 119, line 4, change "H1" to --L1--.

Page 120, line 17, delete "which is not coated with the resist mask R14";

line 24, change "thick" to --thicker-- and "high" to --higher--.

Page 121, line 21, change "N40" to --N50--.

Page 122, line 17, change "E-E' line" to --line E-E'--; same line, change "64" to --70--;

line 20, change "F-F' line" to --line F-F'--;

line 25, change "thick" to --thicker--.

IN THE ABSTRACT

Page 137, line 4, change "leak" to --leakage--.

IN THE CLAIMS

Please cancel claims 1-9 without prejudice.

Please add new claims 14-15 as follows:

--14. A method of manufacturing a semiconductor device in which there are first and second types of transistors formed on a single semiconductor substrate, comprising the steps of:

(a) selectively forming a field oxide film on a main surface of said semiconductor substrate to thereby define first and second regions in which said first and said second types of transistors are formed;

(b) forming an oxide film on said first and said second regions; and

(c) forming a control electrode of a polysilicon layer on said first and said second regions,

wherein said step (c) includes the steps of:

(c-1) introducing an impurity of the same conductivity as a source/drain layer into said polysilicon layer within said first active region at a relatively low dose n1; and

(c-2) introducing said impurity into said polysilicon layer within said second active region at a relatively high dose n2 while introducing nitrogen into a lower portion of said polysilicon layer within said second active region at a dose n3.

15. The method of manufacturing a semiconductor device of claim 13, wherein said dose n1 is  $5 \times 10^{14}/\text{cm}^2$ , said dose n2 is  $5 \times 10^{15}/\text{cm}^2$ , and said dose n3 is  $1 \times 10^{15}/\text{cm}^2$ .--

REMARKS

Favorable consideration of this application is respectfully requested. This application is a division of application Serial No. 08/958,546, which has been allowed. The present amendment implements the changes made to the specification and abstract during the prosecution of the prior application, cancels the claims elected in the prior application, and adds two new claims. Examination on the merits is in order, and an early and favorable decision is earnestly solicited.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.



Gregory J. Maier  
Attorney of Record  
Registration No. 25,599

Carl E. Schlier  
Registration No. 34,426

Crystal Square Five - Fourth Floor  
1755 Jefferson Davis Highway  
Arlington, Virginia 22202  
(703) 413-3000  
(703) 413-2220 (fax)  
GJM:CES:jfb

I:\atty\CES\00572534.am.wpd

## TITLE OF THE INVENTION

Semiconductor Device And Method Of Manufacturing The Same

## BACKGROUND OF THE INVENTION

### Field of the Invention

5       The present invention relates to a semiconductor device and a method of manufacturing the same, and more particularly, to a semiconductor device in which a plurality of types of transistors are formed within one chip and a method of manufacturing such a semiconductor device.

### Description of the Background Art

10       As a semiconductor device in which a plurality of types of transistors (e.g., transistors having different required specifications from each other) are formed within one chip, the following four conventional examples will be described.

#### <First Conventional Example>

##### <Overall Structure Of DRAM>

15       First, as a first conventional example, a structure of a DRAM 600 in which a plurality of types of transistors are formed and a method of manufacturing the same will be described. The structure of the DRAM 600 (i.e., cell structure) is shown in Fig. 71.

20       The DRAM 600 includes not only a memory cell array portion 601 for storing data, but also a peripheral circuit portion (i.e., an address buffer 602, an X decoder 603, a Y decoder 604, a row/column clock portion 605, an I/O pass portion 606, a refresh portion 607), a sense amplifier portion 608, etc.

25       Although any these portions are formed by transistors, characteristics required for these portions are different from each other. For instance, the memory cell array portion 601 only allows a low leak current, in order to prevent disappearance

of data because of a leak current. Meanwhile, a high amount of current is demanded in the peripheral circuit portion so as to enable operations at a high speed. Further, to distinguish a high level from a low level, the sense amplifier portion 608 must operate at a voltage which is half that of the high level, for example. To this end, a transistor which is used for the sense amplifier portion 608 must operate at a low voltage. In short, a plurality of types of transistors which have different characteristics from each other are needed within the DRAM which is formed as one chip.

Comparing threshold values, for instance, a threshold value for a transistor of the memory cell array portion is about 1V and a threshold value for transistors of the peripheral circuit portions are about 0.8V, while a threshold value for the transistor of the sense amplifier portion must be suppressed as low as 0.4V.

#### <Structures Of The Respective Transistors>

A conventional approach for forming these transistors which have different characteristics from each other within one chip is to change an impurity profile of a channel dope layer in accordance with a transistor. In the following, an example where an impurity concentration of a channel dope is changed in accordance with a transistor will be described.

Fig. 72 shows (in a partial view) an example of a structure of a DRAM which is fabricated by a conventional manufacturing method. Cross sections of N-channel MOS transistors T1 to T3 which are used for the sense amplifier portion, the peripheral circuit portion, and the memory cell array portion are shown.

In Fig. 72, the N-channel MOS transistors T1 to T3 are formed within a P-type well layer 101 which is formed on the same semiconductor substrate 1 (of the P-type). The well layer 101 is element-separated by a channel cut layer 102



and a LOCOS layer 2 in such a manner that the N-channel MOS transistors T1 to T3 are formed in regions which are created by element separation.

The N-channel MOS transistor T1 of the sense amplifier portion comprises a pair of source/drain layers 106 formed within the well layer 101 independently of each other but parallel to each other and a pair of low dope drain layers (hereinafter "LDD layers") 107 formed adjacent to edge portions facing each other of the source/drain layers 106.

The gate oxide film 3 is formed on the LDD layers 107, and a gate electrode 4 is formed on the gate oxide film 3. A side wall oxide film 5 is formed on a side surface of the gate oxide film 3 and the gate electrode 4. Within the well layer 101 under the gate electrode 4, a channel dope layer 103 is formed.

The N-channel MOS transistor T2 of the peripheral circuit portion comprises a pair of source/drain layers 106 formed within the well layer 101 independently of each other but parallel to each other and a pair of LDD layers 107.

The gate oxide film 3 is formed on the LDD layers 107, and a gate electrode 4 is formed on the gate oxide film 3. The side wall oxide film 5 is formed on a side surface of the gate oxide film 3 and the gate electrode 4. Within the well layer 101 under the gate electrode 4, a channel dope layer 104 is formed.

The N-channel MOS transistor T3 of the memory cell array portion comprises a pair of source/drain layers 106 formed within the well layer 101 independently of each other but parallel to each other and a pair of LDD layers 107.

A gate oxide film 3 is formed on the source/drain layers 106 and the LDD layers 107, and a gate electrode 4 is formed on the gate oxide film 3. The side wall oxide film 5 is formed on a side surface of the gate oxide film 3 and the gate electrode 4. Within the well layer 101 under the gate electrode 4, a channel dope

layer 105 is formed. The memory cell array portion has a gate array structure in which adjacent gates share one source/drain layer 106. Such structures are arranged successively.

Table 1 shows figures regarding the structures of the N-channel MOS  
5 transistors T1 to T3.

T A B L E 1

	SENSE AMPLIFIER PORTION (T1)	PERIPHERAL CIRCUIT PORTION (T2)	MEMORY CELL ARRAY PORTION (T3)
FIELD OXIDE FILM THICKNESS	4000 Å	4000 Å	4000 Å
GATE OXIDE FILM THICKNESS	100 Å	100 Å	100 Å
GATE ELECTRODE FILM THICKNESS	2000 Å	2000 Å	2000 Å
GATE IMPURITY CONCENTRATION	$5 \times 10^{20} / \text{cm}^3$	$5 \times 10^{20} / \text{cm}^3$	$5 \times 10^{20} / \text{cm}^3$
SIDE WALL	1000 Å	1000 Å	1000 Å
WELL	B 700keV $1 \times 10^{13} / \text{cm}^2$	B 700keV $1 \times 10^{13} / \text{cm}^2$	B 700keV $1 \times 10^{13} / \text{cm}^2$
CHANNEL CUT	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$
CHANNEL DOPE	B 50keV $1 \times 10^{12} / \text{cm}^2$	B 50keV $3 \times 10^{12} / \text{cm}^2$	B 50keV $5 \times 10^{12} / \text{cm}^2$
LDD	As 30keV $1 \times 10^{13} / \text{cm}^2$	As 30keV $1 \times 10^{13} / \text{cm}^2$	As 30keV $1 \times 10^{13} / \text{cm}^2$
SOURCE/DRAIN	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$
HEATING	850 °C 60min		

In Table 1, impurity dose for forming the channel dope layers of the N-channel MOS transistors T1, T2 and T3 are  $1 \times 10^{12}/\text{cm}^2$ ,  $3 \times 10^{12}/\text{cm}^2$  and  $5 \times 10^{12}/\text{cm}^2$ , respectively. Boron (B) is implanted as an impurity for either layers with the implantation energy of 50keV.

Fig. 73 shows impurity profiles of the N-channel MOS transistors T1, T2 and T3 forming the sense amplifier portion, the peripheral circuit portion and the memory cell array portion, all of which are shown in Fig. 72, taken at cross sectional portions along A-A' line, B-B' line and C-C' line, respectively.

In Fig. 73, a position (i.e., depth) in a cross sectional direction is shown along a horizontal axis and an impurity concentration is shown along a vertical axis. There are the gate electrode (polysilicon layer), the gate oxide film ( $\text{SiO}_2$  layer) and the well layer (bulk silicon layer) in this order along the horizontal axis from the left-hand side.

As shown in Table 1, the impurity concentration in the gate electrode stays uniformly at the same quantity among any transistors, and therefore, the A-A' line, the B-B' line and the C-C' line are one atop the other and shown as overlapping straight lines. On the other hand, in the well layer, as described earlier, the channel dose is smaller for a transistor which requires a lower threshold value (i.e.,  $T1 < T2 < T3$ ), and therefore, the impurity concentration is low at an interface between the oxide film and the bulk. A peak position of each profile is approximately the same as a position at which each channel dope layer is formed.

#### <Method Of Manufacturing The Respective Transistors>

Now, a description will be given on a method of manufacturing the N-channel MOS transistors T1, T2 and T3 of the sense amplifier portion, the peripheral circuit portion and the memory cell array portion which are shown in Fig. 72, with

reference to Figs. 74 to 79.

At a step shown in Fig. 74, the LOCOS layer (i.e., field oxide film) 2 is formed into a thickness of 4,000 Å, for instance, by a LOCOS method on a surface of the semiconductor substrate 1 of the P-type. Following this, boron ions, for instance, are implanted with the energy of 700 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ , thereby forming a P-type well region 101 within the semiconductor substrate 1. Although an N-type well region as well is formed in the semiconductor substrate 1 in order to form P-channel MOS transistors, this is not shown and a description will be omitted. Next, boron ions, for example, are implanted with the energy of 130 keV and at a dose of  $5 \times 10^{12}/\text{cm}^2$ , thereby forming the channel cut layer 102 within the semiconductor substrate 1. The channel cut layer 102 is formed in such a shape which together with the LOCOS layer 2 creates the element-separated regions.

Next, at step shown in Fig. 75, at a predetermined position within the well region 101, the channel dope layer 103 is formed which has the lowest impurity concentration in accordance with the transistor T1 of the sense amplifier portion. At this stage, the channel dope layer 103 is formed also in regions within the transistors T2 and T3 of the peripheral circuit portion and the memory cell array portion. The channel dope layer 103 is formed by implanting boron ions, for instance, with the energy of 50 keV and at a dose of  $1 \times 10^{12}/\text{cm}^2$ .

Next, at step shown in Fig. 76, a resist mask R201 is formed on the sense amplifier portion. An impurity is additionally implanted in a selective fashion into the channel dope layer 103 of the peripheral circuit portion and the memory cell array portion, thereby forming the channel dope layer 104 which has an impurity concentration in accordance with the transistor T2 of the peripheral circuit portion.

At this stage, the channel dope layer 104 is formed also in a region within the transistor T3 of the memory cell array portion. The channel dope layer 104 is formed by implanting boron ions, for instance, with the energy of 50 keV and at a dose of  $2 \times 10^{12}/\text{cm}^2$ .

- 5        Next, at step shown in Fig. 77, a resist mask R202 is formed on the sense amplifier portion and the peripheral circuit portion, an impurity is additionally implanted in a selective fashion into the channel dope layer 104 of the memory cell array portion, thereby forming the channel dope layer 105 which has an impurity concentration in accordance with the transistor T3 of the memory cell array portion.
- 10      The channel dope layer 105 is formed by implanting boron ions, for instance, with the energy of 50 keV and at a dose of  $2 \times 10^{12}/\text{cm}^2$ .

- 15        Next, at step shown in Fig. 78, after forming an oxide film 31 which will become the gate oxide film 3 on a main surface of the semiconductor substrate 1 by a thermal oxide method, a doped polysilicon layer 41, for instance, is formed as a gate electrode material on the oxide film 31 by a CVD method. The oxide film 31 has a thickness of about 100 Å, whereas the doped polysilicon layer 41 has a thickness of about 2,000 Å. Phosphorus (P) is used as an impurity. The concentration of the impurity is about  $5 \times 10^{20}/\text{cm}^3$ .

- 20        Next, at step shown in Fig. 79, a resist mask R203 is formed on the doped polysilicon layer 41. By patterning, the gate electrode 4 and the gate oxide film 3 are formed.

- 25        Following this, after forming the LDD layers 107 in the sense amplifier portion, the peripheral circuit portion and the memory cell array portion by ion implantation, the side wall oxide film 5 is formed on a side surface of the gate oxide film 3 and the gate electrode 4 into a thickness of about 1,000 Å. Using the

side wall oxide film 5 as a mask, by ion implantation, the source/drain layers 106 are formed. In this manner, the structure of the DRAM shown in Fig. 72 is obtained.

Now, the LDD layers 107 are obtained by injecting arsenic (As) ions, for instance, with the energy of 30 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ . Meanwhile, the source/drain layers 106 are obtained by injecting arsenic ions, for instance, with the energy of 50 keV and at a dose of  $1 \times 10^{15}/\text{cm}^2$  and thereafter annealing at  $850^\circ\text{C}$  for 60 minutes.

Although this is followed by formation of a capacitor, an inter-layer insulation film, a wiring layer and the like to form the DRAM, this will not be described nor is shown in the drawings.

#### <Problems With Conventional DRAM>

As described above, in the conventional DRAM, to form transistors which have different characteristics from each other and which are used in the sense amplifier portion, the peripheral circuit portion, the memory cell array portion and the like within one chip, the impurity concentration of the channel dope layer is changed in accordance with each transistor and the threshold value is adjusted.

However, the higher the impurity concentration of the channel dope layer is, the higher the threshold value becomes. At the same time, since the impurity concentration is high at a junction portion between a diffusion layer and the substrate, a leak current from the diffusion layer (i.e., diffusion layer leak) increases. In other words, the threshold value and the diffusion layer leak are in a trade-off relationship with each other, and therefore, a leak current is determined automatically once the threshold value is determined. Thus, the trade-off relationship between the two imposes a restriction on designing of the circuit.

## &lt;Second Conventional Example&gt;

## &lt;Overall Structure Of Flash Memory&gt;

As a second conventional example, a structure of a flash memory 700 in which a plurality of types of transistors are formed and a method of manufacturing the same will be described.

Fig. 80 shows a structure of the flash memory 700 (cell structure). In general, a flash memory is different from a DRAM in using a high voltage, such as 10V, for writing and erasing. To this end, in the flash memory 700 shown in Fig 80, a charge pump circuit 710 is disposed as a step-up circuit.

The flash memory 700 comprises not only a memory cell array portion 701 for storing data, but also a high-voltage resistant portion, such as an X decoder 703 and a Y decoder 704, which is used after stepping up, a peripheral circuit portion (i.e., an address buffer 702, a row/column clock portion 705, an I/O pass portion 706, a data register portion 707, a sense amplifier portion 708, an operation control portion 709), and the like. Although any these portions are formed by transistors, due to differences between voltages used, a plurality of types of transistors which have different characteristics from each other are needed.

For instance, a transistor in the memory cell array portion 701 demands an oxide film thickness of about 100 Å, for example, in order to guarantee the reliability of a tunnel oxide film. However, a high amount of current is demanded in the peripheral circuit portion for the purpose of a high-speed operation, and therefore, an oxide film thickness is often set smaller than that of the memory cell array portion 701. Still, in the high-voltage resistant portion, a transistor which withstands a voltage of 10V is necessary. Hence, it is necessary to use a thick oxide film which is as thick as 250 Å, for instance. In short, a plurality of types



of transistors which have different oxide film thicknesses from each other are needed within the flash memory which is in the form of one chip.

#### <Structures Of The Respective Transistors>

In the following, an example where an oxide film thickness is changed in accordance with a transistor will be described. Fig. 81 shows (in a partial view) an example of a structure of a flash memory which is fabricated by a conventional manufacturing method. Cross sections of N-channel MOS transistors T11 to T13 which are used for the high-voltage resistant portion, the peripheral circuit portion, and the memory cell array portion are shown.

In Fig. 81, the N-channel MOS transistors T11 to T13 are formed within a P-type well layer 121 which is formed on the same semiconductor substrate 21 (of the P-type). The well layer 121 is element-separated by a channel cut layer 122, which is formed within the well layer 121, and a LOCOS layer 22 in such a manner that the N-channel MOS transistors T11 to T13 are formed in regions which are created by element separation.

The N-channel MOS transistor T11 of the high-voltage resistant portion comprises a pair of source/drain layers 126 formed within the well layer 121 independently of each other but parallel to each other and a pair of LDD layers 127 formed adjacent to edge portions facing each other of the source/drain layers 126.

A gate oxide film 26 is formed on the LDD layers 127, and a gate electrode 29 is formed on the gate oxide film 26. A side wall oxide film 30 is formed on a side surface of the gate oxide film 26 and the gate electrode 29. Within the well layer 121 under the gate electrode 29, a channel dope layer 123 is formed.

The N-channel MOS transistor T12 of the peripheral circuit portion comprises a pair of source/drain layers 126 formed within the well layer 121 independently

of each other but parallel to each other and a pair of LDD layers 127.

A gate oxide film 25 is formed on the LDD layers 127, and a gate electrode 29 is formed on the gate oxide film 25. A side wall oxide film 30 is formed on a side surface of the gate oxide film 25 and the gate electrode 29. Within the well layer 121 under the gate electrode 29, a channel dope layer 124 is formed.

The N-channel MOS transistor T13 of the memory cell array portion comprises a pair of source/drain layers 126 formed within the well layer 121 independently of each other but parallel to each other. A tunnel oxide film 23 is formed on edge portions of the source/drain layers 126. A floating gate electrode 27, an inter-layer insulation film 24 and a control gate electrode 28 are formed in this order on the tunnel oxide film 23.

The side wall oxide film 30 is formed on a side surface of the tunnel oxide film 23, the floating gate electrode 27, the inter-layer insulation film 24 and the control gate electrode 28.

Within the well layer 121 under the floating electrode 27, a channel dope layer 125 is formed. The memory cell array portion has a gate array structure in which adjacent gates share one source/drain layer 126. Such structures are arranged successively.

A characteristic of the flash memory which is shown in Fig. 81 is that the thickness of the gate oxide film 26 of the N-channel MOS transistor T11 of the high-voltage resistant portion is largest, followed by the thickness of the tunnel oxide film 23 of the N-channel MOS transistor T13 of the memory cell array portion and the thickness of the gate oxide film 25 of the N-channel MOS transistor T12 of the peripheral circuit portion in this order.

Fig. 82 shows the thicknesses of the respective gate oxide films. In Fig. 82,

there are shown the N-channel MOS transistors of the high-voltage resistant portion, the peripheral circuit portion, and the memory cell array portion in this order along the horizontal axis from the left-hand side.

Table 2 shows figures regarding the structures of the N-channel MOS  
5 transistors T11 to T13.

T A B L E 2

	HIGH-VOLTAGE RESISTANT PORTION (T11)	PERIPHERAL CIRCUIT PORTION (T12)	MEMORY CELL ARRAY PORTION (T13)
FIELD OXIDE FILM THICKNESS	4000 Å	4000 Å	4000 Å
GATE OXIDE FILM THICKNESS	250 Å	80 Å	100 Å
FLOATING GATE ELECTRODE FILM THICKNESS	---	---	1000 Å
FLOATING GATE IMPURITY CONCENTRATION	---	---	$1 \times 10^{20} / \text{cm}^3$
INTER-LAYER INSULATION FILM THICKNESS	---	---	TEOS/Si <sub>3</sub> N <sub>4</sub> /TEOS=100/100/100 Å
CONTROL GATE ELECTRODE FILM THICKNESS	2000 Å	2000 Å	2000 Å
CONTROL GATE IMPURITY CONCENTRATION	$5 \times 10^{20} / \text{cm}^3$	$5 \times 10^{20} / \text{cm}^3$	$5 \times 10^{20} / \text{cm}^3$
SIDE WALL	2000 Å	2000 Å	2000 Å
WELL	B 700keV $1 \times 10^{13} / \text{cm}^2$	B 700keV $1 \times 10^{13} / \text{cm}^2$	B 700keV $1 \times 10^{13} / \text{cm}^2$
CHANNEL CUT	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$
CHANNEL DOPE	B 50keV $5 \times 10^{12} / \text{cm}^2$	B 50keV $5 \times 10^{12} / \text{cm}^2$	B 50keV $5 \times 10^{12} / \text{cm}^2$
LDD	As 30keV $1 \times 10^{13} / \text{cm}^2$	As 30keV $1 \times 10^{13} / \text{cm}^2$	---
SOURCE/DRAIN	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$
HEATING	850°C 60min		

In Table 2, the thicknesses of the gate oxide films of the N-channel MOS transistors T11, T12 and T13 are 250 Å, 80 Å and 100 Å, respectively.

#### <Method Of Manufacturing The Respective Transistors>

Now, a description will be given on a method of manufacturing the N-channel MOS transistors T11, T12 and T13 of the high-voltage resistant portion, the peripheral circuit portion and the memory cell array portion which are shown in Fig. 81, with reference to Figs. 84 to 96.

First, at a step shown in Fig. 84, the LOCOS layer (i.e., field oxide film) 22 is formed into a thickness of 4,000 Å, for instance, by a LOCOS method on a surface of the semiconductor substrate 21 of the P-type. Following this, boron ions, for instance, are implanted with the energy of 700 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ , thereby forming a P-type well region 121 within the semiconductor substrate 21. Although an N-type well region as well is formed in the semiconductor substrate 21 in order to form P-channel MOS transistors, this is not shown and a description will be omitted. Next, boron ions, for example, are implanted with the energy of 130 keV and at a dose of  $5 \times 10^{12}/\text{cm}^2$ , thereby forming the channel cut layer 122 within the semiconductor substrate 21. The channel cut layer 122 is formed in such a shape which together with the LOCOS layer 22 creates the element-separated regions.

Next, a channel dope layer 120 is formed at predetermined positions of the high-voltage resistant portion, the peripheral circuit portion and the memory cell array portion within the well region 121. The channel dope layer 120 is formed by implanting boron ions, for instance, with the energy of 50 keV and at a dose of  $1 \times 10^{12}/\text{cm}^2$ .

Next, at a step shown in Fig. 84, after forming an oxide film 231 which will

become the tunnel oxide film 23 on a main surface of the semiconductor substrate 21 by a thermal oxide method, a doped polysilicon layer 271, for instance, is formed as a gate electrode material on the oxide film 231 by a CVD method. The oxide film 231 has a thickness of about 100 Å, whereas the doped polysilicon layer 271 has a thickness of about 1,000 Å. Phosphorus (P) is used as an impurity. The concentration of the impurity is about  $1 \times 10^{20}/\text{cm}^3$ .

Next, at a step shown in Fig. 85, a resist mask R221 is formed selectively on the doped polysilicon layer 271 within the memory cell array portion. In this case, the resist mask R221 is formed along the gate-width direction of the memory cell array portion. A portion of the doped polysilicon layer 271 which is not covered with the resist mask R221 is removed by anisotropic etching. Fig. 86 shows this condition.

Fig. 86 is a plan view viewing Fig. 85 from the upper surface side (i.e., the side on which the resist mask R221 is formed). Within the memory cell array portion, the resist mask R221 is formed as rectangle islands which are arranged regularly. The resist mask R221 is formed to cover an active layer AL which has a configuration like a rectangle island and an LOCOS layer LL around the same. Within the high-voltage resistant portion and the peripheral circuit portion, since the resist mask R is not formed, the active layer AL is exposed. Although Fig. 86 partially omits the resist mask R221 so that the active layer AL and the LOCOS layer LL are visible, this is only for the clarity of illustration of the structure below the resist mask R221 and merely for the convenience of illustration.

Next, after removing the resist mask R221, at a step shown in Fig. 87, an insulation film 241, which will become the inter-layer insulation film 24 which insulates the floating gate from the control gate, is formed above the doped

polysilicon layer 271 by a CVD method. This film has a structure in which a TEOS (tetraethyl orthosilicate) film, a nitride film ( $\text{Si}_3\text{N}_4$ ) film, a TEOS film each having a thickness of 100 Å are stacked in this order. The inter-layer insulation film 24 is referred to as "ONO film" in some cases. The insulation film 241 is formed on the high-voltage resistant portion and the peripheral circuit portion as well.

Next, at a step shown in Fig. 88, a resist mask R222 is formed on the insulation film 241 of the memory cell array portion, and the insulation film 241 in all other regions is removed. In this case, in the other regions, the oxide film 231 is removed as well. Fig. 89 shows this condition.

Fig. 89 is a plan view viewing Fig. 88 from the upper surface side (i.e., the side on which the resist mask R222 is formed). The resist mask R222 is formed to entirely cover the memory cell array portion. However, within the high-voltage resistant portion and the peripheral circuit portion, since the resist mask R222 is not formed, the active layer AL is exposed.

Next, after removing the resist mask R222, at a step shown in Fig. 90, an oxide film 261 which will become the gate oxide film 26 is formed entirely on the main surface of the semiconductor substrate 21 by a thermal oxide method. At this stage, since the insulation film 241 on the memory cell array portion includes the nitride film, the insulation film 241 is not oxidized and the thickness of the insulation film 241 is maintained. The thickness of the oxide film 261 is about 170 Å.

Next, at a step shown in Fig. 91, regions other than the peripheral circuit portion are covered with a resist mask R223 and the oxide film 261 on the oxide film 261 is removed by wet etching. Fig. 92 shows this condition.

Fig. 92 is a plan view viewing Fig. 91 from the upper surface side (i.e., the side on which the resist mask R223 is formed). The resist mask R223 is formed to entirely cover the memory cell array portion and the high-voltage resistant portion. However, within the peripheral circuit portion, since the resist mask R223 is not formed, the active layer AL is exposed.

Next, after removing the resist mask R223, at a step shown in Fig. 93, an oxide film 251 which will become the gate oxide film 25 is formed by a thermal oxide method. At this stage, since the insulation film 241 on the memory cell array portion includes the nitride film, the insulation film 241 is not oxidized and the thickness of the insulation film 241 is maintained. However, within the high-voltage resistant portion, the oxide film 261 grows and gains film thickness. The thickness of the oxide film 251 is about 80 Å. The oxide film 261 grows into about 250 Å.

Next, at a step shown in Fig. 94, a doped polysilicon layer 291 is formed, as a gate electrode material, entirely on the main surface of the semiconductor substrate 21 by a CVD method. The thickness of the doped polysilicon layer 291 is about 2,000 Å. Phosphorus (P) is used as an impurity. The concentration of the impurity is about  $5 \times 10^{20}/\text{cm}^3$ .

Next, at a step shown in Fig. 95, a resist mask R224 is formed on the doped polysilicon layer 291 and patterned. Fig. 96 shows this condition.

Fig. 96 is a plan view viewing Fig. 95 from the upper surface side (i.e., the side on which the resist mask R224 is formed). The resist mask R224 is formed to be perpendicular to the active layer AL which has a rectangular configuration.

As a result of patterning, the gate oxide film 26 and gate electrode 29 are formed within the high-voltage resistant portion, the gate oxide film 25 and gate



electrode 29 are formed within the peripheral circuit portion, and the tunnel oxide film 23, the floating gate electrode 27 and the control gate electrode 28 are formed within the memory cell array portion.

Following this, after forming the LDD layers 127 by implanting ions into the high-voltage resistant portion and the peripheral circuit portion, the side wall oxide film 30 of about 1,000 Å in thickness is formed on a side surface of the gate oxide film 26 and gate electrode 29, on a side surface of the gate oxide film 25 and gate electrode 29, and on a side surface of the tunnel oxide film 23, the floating gate electrode 27, the inter-layer insulation film 24 and the control gate electrode 28. Using the side wall oxide film 30 as a mask, by ion implantation, the source/drain layers 126 are formed. In this manner, the structure of the flash memory which is shown in Fig. 81 is obtained.

Now, the LDD layers 127 are obtained by implanting arsenic ions, for instance, with the energy of 30 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ . Meanwhile, the source/drain layers 126 are obtained by injecting arsenic ions, for instance, with the energy of 50 keV and at a dose of  $5 \times 10^{15}/\text{cm}^2$  and thereafter annealing at 850°C for 60 minutes.

Although this is followed by formation of a capacitor, an inter-layer insulation film, a wiring layer and the like to form the flash memory, this will not be described nor is shown in the drawings.

#### <Problems With Conventional Flash Memory>

As described above, as in the conventional DRAM, in the conventional flash memory, there is a trade-off relationship between a threshold value and a diffusion layer leak. The trade-off relationship imposes a restriction on designing of the circuit.

Further, since it is necessary to form a plurality of types of transistors which have different oxide film thicknesses from each other within the flash memory which is in the form of one chip, it is necessary to form the oxide films at more than one steps in some cases. For example, within the high-voltage resistant portion, at the step of removing the resist mask R223 (See Fig. 91), the oxide film 261 is grown further during formation of the oxide film 251 (See Fig. 93). That is, the oxide film 261 is formed at two steps. This leads to a higher possibility of allowing entry of an impurity or the like, which in turn degrades the reliability of the gate oxide film 26 or worsens the controllability of the film thickness. This further leads to a problem that the reliability of the N-channel MOS transistor T11 of the high-voltage resistant portion is lost, etc.

#### <Third Conventional Example>

#### <Overall Structure Of DRAM Comprising Logic Circuit>

As a third conventional example, a structure of a DRAM 800 which comprises a logic circuit (hereinafter "LOGIC in DRAM") and a method of manufacturing the same will be described.

The LOGIC in DRAM 800 is a device which executes a high performance and requires only a low cost, since a logic circuit is formed within the same chip so that the DRAM and the logic circuit, which have been heretofore formed as separate chips, are combined with each other.

As shown in Fig. 97, the LOGIC in DRAM 800 is roughly divided into a logic portion and a DRAM portion. A requirement to the logic portion is an operation at a high speed, that is, a high driving capability and a low capacity. Meanwhile, as described earlier, the DRAM portion includes a memory cell array portion in which a low leak current is demanded, a sense amplifier portion in which

an operation at a low voltage is demanded, etc. That is, a plurality of types of transistors which have different characteristics from each other are needed within the LOGIC in DRAM 800 which is formed as one chip.

#### <Structures Of The Respective Transistors>

5 A conventional approach for forming transistors which have different characteristics from each other within one chip is to change an impurity profile of a channel dope layer or an oxide film thickness in accordance with a transistor. In the following, with respect to the DRAM portion, an example where an impurity concentration of a channel dope layer is changed in accordance with a transistor  
10 will be described, whereas with respect to the logic portion, an example where an oxide film thickness is changed in accordance with a transistor will be described.

Fig. 98 shows (in a partial view) an example of a structure of a LOGIC in DRAM which is fabricated by a conventional manufacturing method. Cross sections of N-channel MOS transistors T21 to T23 which are used for the logic  
15 portion and for the sense amplifier portion and the memory cell array portion of the DRAM portion are shown.

In Fig. 98, the N-channel MOS transistors T21 to T23 are formed within a P-type well layer 151 which is formed on the same semiconductor substrate 51 (of the P-type). The well layer 151 is element-separated by a channel cut layer 152  
20 which is formed within the well layer 151 and a LOCOS layer 52 in such a manner that the N-channel MOS transistors T21 to T23 are formed in regions which are created by element separation.

The N-channel MOS transistor T21 of the logic portion comprises a pair of source/drain layers 156 formed within the well layer 151 independently of each  
25 other but parallel to each other and a pair of LDD layers 157 formed adjacent to

edge portions facing each other of the source/drain layers 156.

A gate oxide film 54 is formed on the LDD layers 157, and a gate electrode 55 is formed on the gate oxide film 54. A side wall oxide film 56 is formed on a side surface of the gate oxide film 54 and the gate electrode 55. Within the well layer 151 under the gate electrode 55, a channel dope layer 155 is formed.

The N-channel MOS transistor T22 of the sense amplifier portion comprises a pair of source/drain layers 156 formed within the well layer 151 independently of each other but parallel to each other and a pair of LDD layers 157.

A gate oxide film 53 is formed on the LDD layers 157, and a gate electrode 55 is formed on the gate oxide film 53. The side wall oxide film 56 is formed on a side surface of the gate oxide film 53 and the gate electrode 55. Within the well layer 151 under the gate electrode 55, a channel dope layer 154 is formed.

The N-channel MOS transistor T23 of the memory cell array portion comprises a pair of source/drain layers 156 formed within the well layer 151 independently of each other but parallel to each other and a pair of LDD layers 157.

The gate oxide film 53 is formed on the source/drain layers 156 and the LDD layers 157, and the gate electrode 55 is formed on the gate oxide film 53. The side wall oxide film 56 is formed on a side surface of the gate oxide film 53 and the gate electrode 55. Within the well layer 151 under the gate electrode 55, a channel dope layer 153 is formed. The memory cell array portion has a gate array structure in which adjacent gates share one source/drain layer 156. Such structures are arranged successively.

Table 3 shows figures regarding the structures of the N-channel MOS transistors T21 to T23.

TABLE 3

	LOGIC PORTION (T21)	SENSE AMPLIFIER PORTION (T22)	MEMORY CELL ARRAY PORTION (T23)
FIELD OXIDE FILM THICKNESS	4000 Å	4000 Å	4000 Å
GATE OXIDE FILM THICKNESS	60 Å	100 Å	100 Å
GATE ELECTRODE FILM THICKNESS	2000 Å	2000 Å	2000 Å
GATE IMPURITY CONCENTRATION	$5 \times 10^{20} / \text{cm}^3$	$5 \times 10^{20} / \text{cm}^3$	$5 \times 10^{20} / \text{cm}^3$
SIDE WALL	1000 Å	1000 Å	1000 Å
WELL	B 700keV $1 \times 10^{15} / \text{cm}^2$	B 700keV $1 \times 10^{15} / \text{cm}^2$	B 700keV $1 \times 10^{15} / \text{cm}^2$
CHANNEL CUT	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$
CHANNEL DOPE	B 50keV $1 \times 10^{13} / \text{cm}^2$	B 50keV $1 \times 10^{12} / \text{cm}^2$	B 50keV $5 \times 10^{12} / \text{cm}^2$
LDD	As 30keV $1 \times 10^{13} / \text{cm}^2$	As 30keV $1 \times 10^{13} / \text{cm}^2$	As 30keV $1 \times 10^{13} / \text{cm}^2$
SOURCE/DRAIN	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$
HEATING	850°C 30min		

In Table 3, impurity dose for forming the channel dope layers of the N-channel MOS transistors T21, T22 and T23 are  $1 \times 10^{13}/\text{cm}^2$ ,  $1 \times 10^{12}/\text{cm}^2$  and  $5 \times 10^{12}/\text{cm}^2$ , respectively. Boron (B) is implanted as an impurity for either layers with the implantation energy of 50keV.

Further, the thicknesses of the gate oxide films of the N-channel MOS transistors T21, T22 and T23 are 60 Å, 100 Å and 100 Å, respectively.

Fig. 99 shows impurity profiles of the N-channel MOS transistors T21, T22 and T23 of the logic portion, the sense amplifier portion and the memory cell array portion, all of which shown in Fig. 98, taken at cross sectional portions along A-A' line, B-B' line and C-C' line, respectively.

In Fig. 99, a position (i.e., depth) in a cross sectional direction is shown along a horizontal axis and an impurity concentration is shown along a vertical axis. There are the gate electrode (polysilicon layer), the gate oxide film ( $\text{SiO}_2$  layer) and the well layer (bulk silicon layer) in this order along the horizontal axis from the left-hand side.

As shown in Table 3, the impurity concentration in the gate electrode stays uniformly at the same quantity among any transistors, and therefore, the A-A' line, the B-B' line and the C-C' line are one atop the other and shown as overlapping straight lines (shown as two lines in the drawing to distinguish the A-A' line). On the other hand, in the well layer, the channel dose is smaller for a transistor of the sense amplifier portion which requires a low threshold value, and therefore, the impurity concentration is low at an interface between the oxide film and the bulk. A peak position of each profile is approximately the same as a position at which each channel dope layer is formed.

Fig. 100 shows thicknesses of the respective gate oxide films. In Fig. 100, the

N-channel MOS transistors of the logic portion, the sense amplifier portion and the memory cell array portion are shown in this order along the horizontal axis from the left-hand side. As shown in Fig. 100, in order to improve the current driving capability, the logic portion has a thinner oxide film thickness than those of the sense amplifier portion and the memory cell array portion of the DRAM portion.

#### <Method Of Manufacturing The Respective Transistors>

In the following, a description will be given on a method of manufacturing the N-channel MOS transistors T21, T22 and T23 of the logic portion, the sense amplifier portion and the memory cell array portion of the DRAM portion which are shown in Fig. 98, with reference to Figs. 101 to 109.

First, at a step shown in Fig. 101, the LOCOS layer (i.e., field oxide film) 52 is formed into a thickness of 4,000 Å, for instance, by a LOCOS method, on a surface of the semiconductor substrate 51 of the P-type. Following this, boron ions, for instance, are implanted with the energy of 700 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ , thereby forming a P-type well region 151 within the semiconductor substrate 51. Although an N-type well region as well is formed in the semiconductor substrate 51 in order to form P-channel MOS transistors, this is not shown and a description will be omitted. Next, boron ions, for example, are implanted with the energy of 130 keV and at a dose of  $5 \times 10^{12}/\text{cm}^2$ , thereby forming the channel cut layer 152 within the semiconductor substrate 51. The channel cut layer 152 is formed in such a shape which together with the LOCOS layer 52 creates the element-separated regions.

Next, at step shown in Fig. 102, at a predetermined position within the well region 151, the channel dope layer 154 is formed which has the lowest impurity concentration in accordance with the transistor T22 of the sense amplifier portion.

At this stage, the channel dope layer 154 is formed also in regions within the transistors T21 and T23 of the logic portion and the memory cell array portion. The channel dope layer 154 is formed by implanting boron ions, for instance, with the energy of 50 keV and at a dose of  $1 \times 10^{12}/\text{cm}^2$ .

5       Next, at step shown in Fig. 103, a resist mask R251 is formed on the sense amplifier portion. An impurity is additionally implanted in a selective fashion into the channel dope layer 154 of the logic portion and the memory cell array portion, thereby forming the channel dope layer 153 which has an impurity concentration in accordance with the transistor T23 of the memory cell array portion. At this  
10       stage, the channel dope layer 153 is formed also in a region within the transistor T21 of the logic portion. The channel dope layer 153 is formed by implanting boron ions, for instance, with the energy of 50 keV and at a dose of  $4 \times 10^{12}/\text{cm}^2$ .

Next, at step shown in Fig. 104, a resist mask R252 is formed on the sense amplifier portion and the memory cell array portion. An impurity is additionally  
15       implanted in a selective fashion into the channel dope layer 153 of the logic portion, thereby forming the channel dope layer 155 which has an impurity concentration in accordance with the transistor T21 of the logic portion. The channel dope layer 155 is formed by implanting boron ions, for instance, with the energy of 50 keV and at a dose of  $5 \times 10^{12}/\text{cm}^2$ .

20       Next, at step shown in Fig. 105, an oxide film 531 which will become the gate oxide film 53 is formed on the main surface of the semiconductor substrate 51 by a thermal oxide method. The thickness of the oxide film 531 is about 40 Å.

Next, at step shown in Fig. 106, the thickness of the oxide film 531 of the sense amplifier portion and the memory cell array portion is covered with a resist  
25       mask R253, and the thickness of the oxide film 531 which is located on the logic



portion alone is selectively removed.

Next, after removing the resist mask R253, at a step shown in Fig. 107, an oxide film 541 which will become the gate oxide film 54 is formed on the main surface of the semiconductor substrate 51 by a thermal oxide method. At this stage, since the insulation film 531 on the sense amplifier portion and the memory cell array portion grows and gains film thickness. The thickness of the oxide film 541 is about 60 Å. The oxide film 531 grows into about 100 Å.

Next, at a step shown in Fig. 108, a doped polysilicon layer 551 is formed, as a gate electrode material, on the oxide film 531 and the oxide film 541 by a CVD method. The thickness of the doped polysilicon layer 551 is about 2,000 Å. Phosphorus (P) is used as an impurity. The concentration of the impurity is about  $1 \times 10^{20}/\text{cm}^3$ .

Next, at a step shown in Fig. 109, a resist mask R254 is formed on the doped polysilicon layer 551 and patterned. By patterning, the gate electrode 54 and the gate electrode 55 are formed in the logic portion while the gate oxide film 53 and the gate electrode 55 are formed in the sense amplifier portion and the memory cell array portion.

Following this, after forming the LDD layers 157 by implanting ions into the logic portion, the sense amplifier portion and the memory cell array portion, the side wall oxide film 56 of about 1,000 Å in thickness is formed on a side surface of the gate oxide film 54 and gate electrode 55 within the logic portion, and on a side surface of the gate oxide film 53 and gate electrode 55 within the sense amplifier portion and the memory cell array portion. Using the side wall oxide film 56 as a mask, by ion implantation, the source/drain layers 156 are formed. In this manner, the structure of the LOGIC in DRAM which is shown in Fig. 98 is

obtained.

Now, the LDD layers 157 are obtained by implanting arsenic (As) ions, for instance, with the energy of 30 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ . Meanwhile, the source/drain layers 156 are obtained by injecting arsenic ions, for instance, with the energy of 50 keV and at a dose of  $5 \times 10^{15}/\text{cm}^2$  and thereafter annealing at  $850^\circ\text{C}$  for 30 minutes.

Although this is followed by formation of a capacitor, an inter-layer insulation film, a wiring layer and the like to form the LOGIC in DRAM, this will not be described nor is shown in the drawings.

#### <Problems With Conventional LOGIC in DRAM>

As described above, in the conventional LOGIC in DRAM, to form transistors which are used in the logic portion, the sense amplifier portion and the memory cell array portion and which have different characteristics from each other within one chip, the impurity concentration of the channel dope layer is changed in accordance with each transistor and a threshold value is adjusted.

However, as the impurity concentration of the channel dope layer becomes higher, the threshold value increases. At the same time, a diffusion layer leak increases since the impurity concentration becomes high at a junction portion between a diffusion layer and the substrate, for instance. In other words, the threshold value and the diffusion layer leak are in a trade-off relationship with each other, and therefore, a leak current is determined automatically once the threshold value is determined. Thus, the trade-off relationship between the two imposes a restriction on designing of the circuit.

Further, in order to improve the current driving capability, the logic portion has a thinner oxide film thickness than those of the other portions. To this end, it

is necessary to form a plurality of types of transistors which have different oxide film thicknesses from each other within the flash memory which is in the form of one chip, it is necessary to form the oxide films at more than one steps in some cases. For example, within the sense amplifier portion and the memory cell array portion, at the step of removing the resist mask R253 (See Fig. 106), the insulation film 531 is grown further during formation of the oxide film 541 (See Fig. 107). That is, the oxide film 531 is formed at two steps. This leads to a higher possibility of allowing entry of an impurity or the like, which in turn degrades the reliability of the gate oxide film 53 or worsens the controllability of the film thickness. This further leads to a problem that the reliability of the N-channel MOS transistors T22 and T23 of the sense amplifier portion and the memory cell array portion is lost, etc.

#### <Fourth Conventional Example>

#### <Overall Structure Of Flash Memory Comprising Logic Circuit>

As a fourth conventional example, a structure of a flash memory 900 which comprises a logic circuit (hereinafter "LOGIC in FLASH") and a method of manufacturing the same will be described.

One of R&D targets which are attracting an attention as a transistor becomes denser is development of a one-chip microcomputer in which a microcomputer is fabricated within one chip, while another R&D target under a close attention is a larger capacity. An element in which a flash memory and a MPU (microprocessing unit) are formed within one chip, in particular, is called flash-consolidated logic as the one which is made public in 1995 IDEM SHORT COURSE PROGRAM, "EMBEDDED FLASH MEMORY APPLICATIONS, TECHNOLOGY AND DESIGN," CLINTON KUO, MOTOROLA, and others.

Fig. 110 shows one example. As shown in Fig. 110, the LOGIC in FLASH 900 is roughly divided into a logic portion and a flash memory portion. A requirement to the logic portion is an operation at a high speed, that is, a high driving capability and a low capacity.

The flash memory portion comprises a high-voltage resistant portion in which a high voltage is applied, a memory cell array portion in which a tunnel oxide film needs to be highly reliable, and the like. That is, a plurality of types of transistors which have different characteristics from each other are needed within the LOGIC in FLASH which is formed as one chip.

#### <Structures Of The Respective Transistors>

A conventional approach for forming transistors which have different characteristics from each other within one chip is to change an oxide film thickness in accordance with a transistor, or if necessary, to change an impurity profile of a channel dope layer. In the following, an example where an oxide film thickness in accordance with a transistor while changing an impurity concentration of a channel dope layer will be described.

Fig. 111 shows (in a partial view) an example of a structure of a LOGIC in FLASH which is fabricated by a conventional manufacturing method. Cross sections of N-channel MOS transistors T31 to T33 which are used for the logic portion and for the high-voltage resistant portion and the memory cell array portion of the flash memory portion are shown.

In Fig. 111, the N-channel MOS transistors T31 to T33 are formed within a P-type well layer 171 which is formed on the same semiconductor substrate 71 (of the P-type). The well layer 171 is element-separated by a channel cut layer 171 which is formed within the well layer 171 and a LOCOS layer 72 in such a manner

that the N-channel MOS transistors T31 to T33 are formed in regions which are created by element separation.

The N-channel MOS transistor T31 of the logic portion comprises a pair of source/drain layers 176 formed within the well layer 171 independently of each other but parallel to each other and a pair of LDD layers 177 formed adjacent to edge portions facing each other of the source/drain layers 176.

A gate oxide film 76 is formed on the LDD layers 177, and a gate electrode 79 is formed on the gate oxide film 76. A side wall oxide film 80 is formed on a side surface of the gate oxide film 76 and the gate electrode 79. Within the well layer 171 under the gate electrode 79, a channel dope layer 175 is formed.

The N-channel MOS transistor T32 of the high-voltage resistant portion of the flash memory portion comprises a pair of source/drain layers 176 formed within the well layer 171 independently of each other but parallel to each other and a pair of LDD layers 177.

A gate oxide film 75 is formed on the LDD layers 177, and a gate electrode 79 is formed on the gate oxide film 75. The side wall oxide film 80 is formed on a side surface of the gate oxide film 75 and the gate electrode 79. Within the well layer 171 under the gate electrode 79, a channel dope layer 173 is formed.

The N-channel MOS transistor T33 of the memory cell array portion of the flash memory portion comprises a pair of source/drain layers 176 formed within the well layer 171 independently of each other but parallel to each other. A tunnel oxide film 73 is formed on edge portions of the source/drain layers 176. A floating gate electrode 77, an inter-layer insulation film 74 and a control gate electrode 78 are formed in this order on the tunnel oxide film 73.

The side wall oxide film 80 is formed on a side surface of the tunnel oxide

film 73, the floating gate electrode 77, the inter-layer insulation film 74 and the control gate electrode 78.

Within the well layer 171 under the floating electrode 77, a channel dope layer 175 is formed. The memory cell array portion has a gate array structure in which  
5 adjacent gates share one source/drain layer 176. Such structures are arranged successively.

A characteristic of the flash memory which is shown in Fig. 111 is that the thickness of the gate oxide film 75 of the N-channel MOS transistor T32 of the high-voltage resistant portion is largest, followed by the thickness of the tunnel  
10 oxide film 73 of the N-channel MOS transistor T33 of the memory cell array portion and the thickness of the gate oxide film 76 of the N-channel MOS transistor T31 of the logic portion in this order, and that the impurity concentration of the channel dope layer 173 of the N-channel MOS transistor T32 of the high-voltage resistant portion is lower than those of the other channel dope layers.

15 Table 4 shows figures regarding the structures of the N-channel MOS transistors T31 to T33.

T A B L E 4

	LOGIC PORTION (T31)	HIGH-VOLTAGE RESISTANT PORTION (T32)	MEMORY CELL ARRAY PORTION (T33)
FIELD OXIDE FILM THICKNESS	4000 Å	4000 Å	4000 Å
GATE OXIDE FILM THICKNESS	60 Å	250 Å	100 Å
FLOATING GATE ELECTRODE FILM THICKNESS	---	---	1000 Å
FLOATING GATE IMPURITY CONCENTRATION	---	---	$1 \times 10^{20} / \text{cm}^3$
INTER-LAYER INSULATION FILM THICKNESS	---	---	$\text{TEOS/Si}_3\text{N}_4/\text{TEOS}=100/100/100 \text{ Å}$
CONTROL GATE ELECTRODE FILM THICKNESS	2000 Å	2000 Å	2000 Å
CONTROL GATE IMPURITY CONCENTRATION	$5 \times 10^{20} / \text{cm}^3$	$5 \times 10^{20} / \text{cm}^3$	$5 \times 10^{20} / \text{cm}^3$
SIDE WALL	1000 Å	1000 Å	1000 Å
WELL	B 700keV $1 \times 10^{15} / \text{cm}^2$	B 700keV $1 \times 10^{15} / \text{cm}^2$	B 700keV $1 \times 10^{15} / \text{cm}^2$
CHANNEL CUT	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$
CHANNEL DOPE	B 50keV $1 \times 10^{13} / \text{cm}^2$	B 50keV $1 \times 10^{12} / \text{cm}^2$	B 50keV $1 \times 10^{13} / \text{cm}^2$
LDD	As 30keV $1 \times 10^{13} / \text{cm}^2$	As 30keV $1 \times 10^{13} / \text{cm}^2$	---
SOURCE/DRAIN	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$
HEATING	850 °C 30 min		

In Table 4, the thicknesses of the gate oxide films of the N-channel MOS transistors T31, T32 and T33 are 60 Å, 250 Å and 100 Å, respectively.

Further, an impurity dose for forming the channel dope layer 173 of the N-channel MOS transistor T32 is  $1 \times 10^{12}/\text{cm}^2$ , while an impurity dose for forming the channel dope layer 173 of the N-channel MOS transistors T31 and T33 is  $1 \times 10^{13}/\text{cm}^2$ . Boron (B) is implanted as an impurity for either layers with the implantation energy of 50keV.

Fig. 112 shows impurity profiles of the N-channel MOS transistors T31, T32 and T33 forming the sense amplifier portion, the peripheral circuit portion and the memory cell array portion, all of which shown in Fig. 111, taken at cross sectional portions along A-A' line, B-B' line and C-C' line, respectively.

In Fig. 112, a position (i.e., depth) in a cross sectional direction is shown along a horizontal axis and an impurity concentration is shown along a vertical axis. There are the gate electrode (polysilicon layer), the gate oxide film ( $\text{SiO}_2$  layer) and the well layer (bulk silicon layer) in this order along the horizontal axis from the left-hand side.

As shown in Table 4, the impurity concentration in the gate electrode stays uniformly at the same quantity among any transistors, and therefore, the A-A' line, the B-B' line and the C-C' line are one atop the other and shown as overlapping straight lines (shown as three lines in the drawing to distinguish the respective lines). On the other hand, in the well layer, the channel dose is smaller for a transistor of the high-voltage resistant portion which requires a low threshold value, and therefore, the impurity concentration is low at an interface between the oxide film and the bulk. A peak position of each profile is approximately the same as a position at which each channel dope layer is formed.



Fig. 113 shows thicknesses of the respective gate oxide films. In Fig. 113, the N-channel MOS transistors of the logic portion, the high-voltage resistant portion and the memory cell array portion are shown in this order along the horizontal axis from the left-hand side. As shown in Fig. 113, the oxide film of the high-voltage resistant portion of the flash memory portion is thickest, while the oxide film of the logic portion is the thinnest in order to improve the current driving capability,

#### <Method Of Manufacturing The Respective Transistors>

In the following, a description will be given on a method of manufacturing the N-channel MOS transistors T31 to T33 of the logic portion, and of the high-voltage resistant portion and the memory cell array portion of the flash memory portion, which are shown in Fig. 111, with reference to Figs. 114 to 127.

First, at a step shown in Fig. 114, the LOCOS layer (i.e., field oxide film) 72 is formed into a thickness of 4,000 Å, for instance, by a LOCOS method, on a surface of the semiconductor substrate 71 of the P-type. Following this, boron ions, for instance, are implanted with the energy of 700 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ , thereby forming a P-type well region 171 within the semiconductor substrate 71. Although an N-type well region as well is formed in the semiconductor substrate 71 in order to form P-channel MOS transistors, this is not shown and a description will be omitted. Next, boron ions, for example, are implanted with the energy of 130 keV and at a dose of  $5 \times 10^{12}/\text{cm}^2$ , thereby forming the channel cut layer 172 within the semiconductor substrate 71. The channel cut layer 172 is formed in such a shape which together with the LOCOS layer 72 creates the element-separated regions.

Next, the channel dope layer 173 which has the lowest impurity concentration is formed within the well region 171 of the transistor T32 of the high-voltage

resistant portion. The channel dope layer 173 is formed by implanting boron ions, for instance, with the energy of 50 keV and at a dose of  $1 \times 10^{12}/\text{cm}^2$ .

Next, an impurity is implanted into the well region 171 of the transistors T31 and T33 of the logic portion and the memory cell array portion, thereby forming the channel dope layer 175 which has an impurity concentration in accordance with the transistors T31 and T33 of the logic portion and the memory cell array portion. The channel dope layer 175 is formed by implanting boron ions, for instance, with the energy of 50 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ .

Next, at a step shown in Fig. 115, after forming an oxide film 731 which will become the tunnel oxide film 73 on a main surface of the semiconductor substrate 71 by a thermal oxide method, a doped polysilicon layer 771, for instance, is formed as a gate electrode material on the oxide film 731 by a CVD method. The oxide film 731 has a thickness of about 100 Å, whereas the doped polysilicon layer 771 has a thickness of about 1,000 Å. Phosphorus (P) is used as an impurity. The concentration of the impurity is about  $1 \times 10^{20}/\text{cm}^3$ .

Next, at a step shown in Fig. 116, a resist mask R261 is formed selectively on the doped polysilicon layer 771 within the memory cell array portion. In this case, the resist mask R261 is formed along the gate-width direction of the memory cell array portion. A portion of the doped polysilicon layer 771 which is not covered with the resist mask R261 is removed by anisotropic etching. Fig. 117 shows this condition.

Fig. 117 is a plan view viewing Fig. 116 from the upper surface side (i.e., the side on which the resist mask R261 is formed). Within the memory cell array portion, the resist mask R261 is formed as rectangle islands which are arranged regularly. The resist mask R261 is formed to cover an active layer AL which has

a configuration like a rectangle island and an LOCOS layer LL around the same. Within the high-voltage resistant portion and the logic portion, since the resist mask R261 is not formed, the active layer AL is exposed. Although Fig. 87 partially omits the resist mask R261 so that the active layer AL and the LOCOS layer LL are visible, this is only for the clarity of illustration of the structure below the resist mask R261 and merely for the convenience of illustration.

Next, after removing the resist mask R261, at a step shown in Fig. 118, an insulation film 741, which will become the inter-layer insulation film 74 which insulates the floating gate from the control gate, is formed above the doped polysilicon layer 771 by a CVD method. This film has a structure in which a TEOS (tetraethyl orthosilicate) film, a nitride film ( $\text{Si}_3\text{N}_4$ ) film, a TEOS film each having a thickness of 100 Å are stacked in this order. The inter-layer insulation film 74 is referred to as "ONO film" in some cases. The insulation film 741 is formed on the high-voltage resistant portion and the logic portion as well.

Next, at a step shown in Fig. 119, a resist mask R262 is formed on the insulation film 741 of the memory cell array portion, and the insulation film 741 in all other regions is removed. In this case, in the other regions, the oxide film 731 is removed as well. Fig. 120 shows this condition.

Fig. 120 is a plan view viewing Fig. 119 from the upper surface side (i.e., the side on which the resist mask R262 is formed). The resist mask R262 is formed to entirely cover the memory cell array portion. However, within the high-voltage resistant portion and the logic portion, since the resist mask R262 is not formed, the active layer AL is exposed.

Next, after removing the resist mask R262, at a step shown in Fig. 121, an oxide film 751 which will become the gate oxide film 75 is formed entirely on the

main surface of the semiconductor substrate 71 by a thermal oxide method. At this stage, since the insulation film 741 on the memory cell array portion includes the nitride film, the insulation film 741 is not oxidized and the thickness of the insulation film 741 is maintained. The thickness of the oxide film 261 is about 190 Å.

Next, at a step shown in Fig. 122, regions other than the logic portion are covered with a resist mask R263 and the oxide film 751 on the logic portion is removed by wet etching. Fig. 123 shows this condition.

Fig. 123 is a plan view viewing Fig. 122 from the upper surface side (i.e., the side on which the resist mask R263 is formed). The resist mask R263 is formed to entirely cover the memory cell array portion and the high-voltage resistant portion. However, within the logic portion, since the resist mask R263 is not formed, the active layer AL is exposed.

Next, after removing the resist mask R263, at a step shown in Fig. 124, an oxide film 761 which will become the gate oxide film 76 is formed by a thermal oxide method. At this stage, since the insulation film 741 on the memory cell array portion includes the nitride film, the insulation film 741 is not oxidized and the thickness of the insulation film 741 is maintained. However, within the high-voltage resistant portion, the oxide film 751 grows and gains film thickness. The thickness of the oxide film 761 is about 60 Å. The oxide film 751 grows into about 250 Å.

Next, at a step shown in Fig. 125, a doped polysilicon layer 791 is formed, as a gate electrode material, entirely on the main surface of the semiconductor substrate 71 by a CVD method. The thickness of the doped polysilicon layer 791 is about 2,000 Å. Phosphorus (P) is used as an impurity. The concentration of the

impurity is about  $5 \times 10^{20}/\text{cm}^3$ .

Next, at a step shown in Fig. 126, a resist mask R264 is formed on the doped polysilicon layer 791 and patterned. Fig. 127 shows this condition.

Fig. 127 is a plan view viewing Fig. 126 from the upper surface side (i.e., the side on which the resist mask R264 is formed). The resist mask R264 is formed to be perpendicular to the active layer AL which has a rectangular configuration.

As a result of patterning, the gate oxide film 76 and gate electrode 79 are formed within the logic portion, the gate oxide film 76 and gate electrode 79 are formed within the high-voltage resistant portion, and the tunnel oxide film 73, the floating gate electrode 77 and the control gate electrode 78 are formed within the memory cell array portion.

Following this, after forming the LDD layers 177 by implanting ions into the logic portion and the high-voltage resistant portion, the side wall oxide film 80 of about 1,000 Å in thickness is formed on a side surface of the gate oxide film 76 and gate electrode 79, on a side surface of the gate oxide film 76 and gate electrode 79, and on a side surface of the tunnel oxide film 73, the floating gate electrode 77, the inter-layer insulation film 74 and the control gate electrode 78. Using the side wall oxide film 80 as a mask, by ion implantation, the source/drain layers 176 are formed. In this manner, the structure of the flash memory which is shown in Fig. 111 is obtained.

Now, the LDD layers 177 are obtained by implanting arsenic ions, for instance, with the energy of 30 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ . Meanwhile, the source/drain layers 176 are obtained by injecting arsenic ions, for instance, with the energy of 50 keV and at a dose of  $5 \times 10^{15}/\text{cm}^2$  and thereafter annealing at 850 °C for 30 minutes.

Although this is followed by formation of a capacitor, an inter-layer insulation film, a wiring layer and the like to form the LOGIC in FLASH, this will not be described nor is shown in the drawings.

#### <Problems With Conventional LOGIC in FLASH>

5 As described above, in the conventional LOGIC in FLASH, to form transistors which are used in the logic portion, the high-voltage resistant portion and the memory cell array portion and which have different characteristics from each other within one chip, the impurity concentration of the channel dope layer is changed in accordance with each transistor and a threshold value is adjusted.

10 However, as the impurity concentration of the channel dope layer becomes higher, the threshold value increases. At the same time, a diffusion layer leak increases since the impurity concentration becomes high at a junction portion between a diffusion layer and the substrate, for instance. In other words, the threshold value and the diffusion layer leak are in a trade-off relationship with each other, and therefore, a leak current is determined automatically once the threshold value is determined. Thus, the trade-off relationship between the two imposes a restriction on designing of the circuit.

15 Further, in the logic portion, in order to attain a high driving capability, it is necessary to form a thinner gate oxide film than those of the other portions. To this end, it is necessary to form a plurality of types of transistors which have different oxide film thicknesses from each other within the flash memory which is in the form of one chip, it is necessary to form the oxide films at more than one steps in some cases. For example, within the high-voltage resistant portion, at the step of removing the resist mask R263 (See Fig. 122), the insulation film 751 is  
25 grown further during formation of the oxide film 761 (See Fig. 124). That is, the

oxide film 751 is formed at two steps. This leads to a higher possibility of allowing entry of an impurity or the like, which in turn degrades the reliability of the gate oxide film 75 or worsens the controllability of the film thickness. This further leads to a problem that the reliability of the N-channel MOS transistor T32 of the high-voltage resistant portion is lost, etc.

As described above, in a semiconductor device in which a plurality of types of transistors are formed within one chip, threshold values are heretofore adjusted by changing the impurity concentrations of the channel dope layers in accordance with the transistors. However, since there is a trade-off relationship between a threshold value and a diffusion layer leak, a leak current is determined automatically once the threshold value is determined. Thus, the trade-off relationship between the two imposes a restriction on designing of the circuit. In addition, it is necessary to form the gate oxide films at more than one steps. This leads to a higher possibility of allowing entry of an impurity or the like, which in turn degrades the reliability of the gate oxide films or worsens the controllability of the film thickness. This further leads to a problem that the reliability of the transistors is deteriorated.

#### SUMMARY OF THE INVENTION

A first aspect of the present invention is directed to a semiconductor device comprising at least one transistor on a semiconductor substrate, wherein at least one transistor comprises: a semiconductor layer of a first conductivity type which is formed in a surface of the semiconductor substrate; a channel dope layer of the first conductivity type which is formed selectively in the semiconductor layer; and a control electrode which is formed at a position which faces the channel dope layer, above the semiconductor layer, the control electrode comprises a polysilicon layer

which internally includes an impurity of a second conductivity type and nitrogen, and the nitrogen is introduced to a lower portion of the polysilicon layer in such a manner that the impurity has a relatively high concentration in an upper portion of the polysilicon layer but has a relatively low concentration in the lower portion of the polysilicon layer.

In the semiconductor device according to the first aspect of the present invention, since the control electrode includes a polysilicon layer which internally includes an impurity of a second conductivity type and nitrogen, and since the nitrogen is introduced to an upper portion of the polysilicon layer in such a manner that the impurity has a relatively high concentration in an upper portion of the polysilicon layer but has a relatively low concentration in the lower portion of the polysilicon layer, when the device operates, a depletion layer is created within the polysilicon layer in accordance with the portion in which the concentration of the impurity is relatively low, so that the effective thickness of the gate oxide film is determined in accordance with the region in which the depletion layer is created. Hence, when a plurality of types of transistors having different characteristics from each other (e.g., different required specifications from each other) are to be formed, by changing the respective impurity concentrations, the effective thickness of the gate oxide film is changed and a threshold value is set. Thus, unlike heretofore done, it is not necessary to change the impurity concentration of the channel dope layer in accordance with characteristics of transistors, but it is possible to fix the impurity concentration of the channel dope layer at such a value which suppresses a leak current from a diffusion layer (i.e., diffusion layer leak) to minimum. For instance, if the impurity concentration of the channel dope layer is set so that a diffusion layer leak becomes minimum and a threshold value is set by means of the



impurity concentration and the concentration of nitrogen, a break through to the trade-off relationship between the threshold value and the diffusion layer leak is realized and a restriction upon circuitry designing is removed. Further, since it is possible to change the effective thickness of the gate oxide film, it is not necessary to form the gate oxide films of the transistors which have different breakdown voltages from each other into different thicknesses from each other.

According to a second aspect of the invention, in the semiconductor device of the first aspect, at least one transistor includes at least two types of transistors, and at least two types of transistors are structured so that concentrations of the nitrogen are different between at least two types of transistors.

Accordingly, in the second aspect of the invention, since concentrations of the nitrogen are different between at least two types of transistors, the distributions of the impurity concentrations within the polysilicon layers are different from each other. That is, if the impurity concentrations are the same, in the transistor in which the nitrogen concentration is higher, the distribution of the impurity concentration changes more abruptly than in the other transistor. As a result, a depletion layer is created in a wider area within the polysilicon layers during a device operation, and the effective thicknesses of the gate oxide films become thick. Hence, application to a transistor which is required to have the thickest gate oxide film makes it possible to form the actual gate oxide film thin. Further, since it is possible to change the effective thicknesses of the gate oxide films by changing the nitrogen concentrations, it is not necessary to form a number of types of gate oxide films which have different thicknesses from each other.

According to a third aspect of the invention, in the semiconductor device of the second aspect, at least two types of transistors include a first to a third types of

transistor, the transistor of the first type comprises: a pair of first semiconductor regions of the second conductivity type formed selectively and independently of each other within the semiconductor layer of the first type of transistor; and a first gate oxide film which is formed on the semiconductor layer of the first type of transistor, between the pair of first semiconductor regions, the channel dope layer of the first type of transistor is formed between the pair of first semiconductor regions, the control electrode of the first type of transistor includes: a first polysilicon layer which is formed on the first gate oxide film; and a first nitrogen-introduced region which is formed within the first polysilicon layer. the second type of transistor comprises: a pair of second semiconductor regions of the second conductivity type formed selectively and independently of each other within the semiconductor layer of the second type of transistor; and a second gate oxide film which is formed on the semiconductor layer of the second type of transistor, between the pair of second semiconductor regions, the channel dope layer of the second type of transistor is formed between the pair of second semiconductor regions, the control electrode of the second type of transistor includes: a second polysilicon layer which is formed on the second gate oxide film; and a second nitrogen-introduced region which is formed within the second polysilicon layer, the third type of transistor comprises: a pair of third semiconductor regions of the second conductivity type formed selectively and independently of each other within the semiconductor layer of the third type of transistor; and a third gate oxide film which is formed on the semiconductor layer of the third type of transistor, between the pair of third semiconductor regions; the channel dope layer of the third type of transistor is formed between the pair of third semiconductor regions, the control electrode of the third type of transistor includes: a third polysilicon layer which is

formed on the third gate oxide film; and a third nitrogen-introduced region which is formed within the third polysilicon layer, concentrations of the first to third nitrogen-introduced regions are different from each other, the first to the second gate oxide films have the same thickness, and the channel dope layers of the transistors of the first to the third types have the same impurity concentrations.

Accordingly, in the third aspect of the invention, the first to third nitrogen-introduced regions have different concentrations from each other, the first to the third gate oxide films have the same thickness, and the first to the third channel dope layers have the same impurity concentration. Hence, in a DRAM, when the first type of transistor is applied as a sense amplifier circuit, the second type of transistor as a peripheral circuit and the third type of transistor as a memory cell array, if the impurity concentrations of the gate electrodes are the same and the concentrations of the first to third nitrogen-introduced regions are respectively changed, it is possible to change the effective thicknesses of the gate oxide films and to set a threshold value. Hence, unlike heretofore done, it is not necessary to change the impurity concentrations of the channel dope layers in accordance with characteristics of transistors, but it is possible to fix the impurity concentrations of the channel dope layers at such a value which suppresses a leak current from a diffusion layer (i.e., diffusion layer leak) to minimum. For instance, if the impurity concentrations of the channel dope layers are set so that a diffusion layer leak becomes minimum and a threshold value is set by means of the impurity concentrations of the first to third nitrogen-introduced regions and the concentration of nitrogen, a break through to the trade-off relationship between the threshold value and the diffusion layer leak is realized and a restriction upon circuitry designing is removed. Further, to change the concentrations of the first to third

nitrogen-introduced regions is less influential over the other structures than a case where the impurity concentration of the channel dope layer which is formed within the semiconductor substrate. More precisely, ion implantation to a semiconductor substrate, particularly implantation at a high dose, is a cause of deterioration in the crystal quality of the semiconductor substrate. However, since the control electrode which is located at an outer-most position is processed in the present invention, such a problem is not created.

According to a fourth aspect of the invention, in the semiconductor device of the second aspect, at least two types of transistors includes a first to a third types of transistors, the first type of transistor comprises: a pair of first semiconductor regions of the second conductivity type formed selectively and independently of each other within the semiconductor layer of the first type of transistor; and a first gate oxide film which is formed on the semiconductor layer of the first type of transistor, between the pair of first semiconductor regions, the channel dope layer of the first type of transistor is formed between the pair of first semiconductor regions, the control electrode of the first type of transistor includes: a first polysilicon layer which is formed on the first gate oxide film; and a first nitrogen-introduced region which is formed within the first polysilicon layer, the second type of transistor comprises: a pair of second semiconductor regions of the second conductivity type formed selectively and independently of each other within the semiconductor layer of the second type of transistor; and a second gate oxide film which is formed on the semiconductor layer of the second type of transistor, between the pair of second semiconductor regions, the channel dope layer of the second type of transistor is formed between the pair of second semiconductor regions, the control electrode of the second type of transistor includes: a second

polysilicon layer which is formed on the second gate oxide film; and a second nitrogen-introduced region which is formed within the second polysilicon layer, the third type of transistor comprises: a pair of third semiconductor regions of the second conductivity type formed selectively and independently of each other within the semiconductor layer of the third type of transistor; a third gate oxide film which is formed on the semiconductor layer of the third type of transistor, between the pair of third semiconductor regions; a floating gate electrode which is formed on the third gate oxide film; and an inter-layer insulation film which is formed on the floating gate electrode, the channel dope layer of the third type of transistor is formed between the pair of third semiconductor regions, the control electrode of the third type of transistor includes: a third polysilicon layer which is formed on the third gate oxide film; and a third nitrogen-introduced region which is formed within the third polysilicon layer, a concentration of the first nitrogen-introduced region is higher than those of the second and the third nitrogen-introduced regions, the first and the second gate oxide films have the same thickness which is a first thickness, while the third gate oxide film has a second thickness which is thicker than the first thickness, and the channel dope layers of the transistors of the first to the third types have the same impurity concentrations.

Accordingly, in the fourth aspect of the invention, concentration of said first nitrogen-introduced region is higher than those of said second and said third nitrogen-introduced regions, said first and said second gate oxide films have the same thickness which is a first thickness, while said third gate oxide film has a second thickness which is thicker than said first thickness, and said channel dope layers of said first and said third types of transistors have the same impurity concentration. Hence, in a flash memory, for instance, when the first type of

transistor is applied to a circuit which is required to have a high breakdown voltage, the second type of transistor to a peripheral circuit and the third type of transistor to a memory cell array, it is not necessary to form the gate oxide films of transistors which have different breakdown voltages from each other into different thicknesses from each other. Further, in a LOGIC in FLASH, the first type of transistor may be applied to a circuit which is required to have a high breakdown voltage, the second type of transistor to a logic circuit and the third type of transistor to a memory cell array. In addition, since it is possible to set threshold values by changing the effective thicknesses of the gate oxide films, it is not necessary to change the impurity concentrations of the channel dope layers depending on characteristics of the transistors, and it is possible to fix the concentrations at such values with which a leak current from a diffusion layer (i.e., diffusion layer leak) can be suppressed as small as possible. Hence, by setting the impurity concentrations of the channel dope layers at such values with which a diffusion layer leak is as small as possible while adjusting the breakdown voltage characteristics and the threshold values by means of the nitrogen concentrations, it is possible to satisfy the requirements regarding the breakdown voltages, to break the trade-off relationship between the threshold values and the diffusion layer leak, and hence, to eliminate a restriction imposed on circuit designing. Still further, in the case of forming gate oxide films having different thicknesses from each other as well, by changing the effective thicknesses of the gate oxide films, it is possible to reduce the types of the gate oxide films. This makes it possible to simplify the manufacturing steps of manufacturing the gate oxide films and to obtain gate oxide films which are excellent in reliability and controllability of controlling film thickness.

According to a fifth aspect of the invention, in the semiconductor device of the second aspect, at least two types of transistors includes a first to a third types of transistors, the first type of transistor comprises: a pair of first semiconductor regions of the second conductivity type formed selectively and independently of each other within the semiconductor layer of the first type of transistor; and a first gate oxide film which is formed on the semiconductor layer of the first type of transistor, between the pair of first semiconductor regions, the channel dope layer is formed between the pair of first semiconductor regions, the control electrode of the first type of transistor includes: a first polysilicon layer which is formed on the first gate oxide film; and a first nitrogen-introduced region which is formed within the first polysilicon layer, the second type of transistor comprises: a pair of second semiconductor regions of the second conductivity type formed selectively and independently of each other within the semiconductor layer of the second type of transistor; and a second gate oxide film which is formed on the semiconductor layer of the second type of transistor, between the pair of second semiconductor regions, the channel dope layer of the second type of transistor is formed between the pair of second semiconductor regions, the second control electrode of the second type of transistor includes: a second polysilicon layer which is formed on the second gate oxide film; and a second nitrogen-introduced region which is formed within the second polysilicon layer, the third type of transistor comprises: a pair of third semiconductor regions of the second conductivity type formed selectively and independently of each other within the semiconductor layer of the third type of transistor; a third gate oxide film which is formed on the semiconductor layer of the third type of transistor, between the pair of third semiconductor regions; the channel dope layer of the third type of transistor is formed between the pair of third

semiconductor regions, the control electrode of the third type of transistor includes:  
a third polysilicon layer which is formed on the third gate oxide film; and a third  
nitrogen-introduced region which is formed within the third polysilicon layer, a  
concentration of the third nitrogen-introduced region is higher than those of the  
5 first and the second nitrogen-introduced regions, the first to the third gate oxide  
films have the same thickness, and the channel dope layers of the transistors of the  
first and the third types have the same impurity concentrations.

Accordingly, in the fifth aspect of the invention, the concentration of the third  
nitrogen-introduced region is higher than those of the first and the second  
10 nitrogen-introduced regions, the first to the third gate oxide films have the same  
thickness, and the channel dope layers of the transistors of the first to the third  
types have the same impurity concentration. Hence, in a LOGIC in DRAM, for  
instance, by applying the first type of transistor to a logic circuit, the second type  
of transistor to a sense amplifier circuit and the third type of transistor to a memory  
15 cell array, in the memory cell array where the nitrogen concentration is the highest,  
a depletion layer is created in a large area within the control electrodes, so that the  
oxide film thickness becomes effectively thick and the threshold value is high.  
Thus, by setting the impurity concentrations of the channel dope layers of the  
transistors of the first to the third types at such values with which a diffusion layer  
20 leak is as small as possible while setting the threshold values by means of the  
nitrogen concentrations, it is possible to break the trade-off relationship between  
the threshold values and the diffusion layer leak and hence to eliminate a restriction  
imposed on circuit designing.

A sixth aspect of the present invention is directed to a semiconductor device  
25 including at least one transistor on a semiconductor substrate, wherein at least one



transistor comprises: an active region which is defined by a field oxide film which is selectively formed on a major surface of the semiconductor substrate; an oxide film which is formed on the active region; and a control electrode which is formed on the oxide film and the field oxide film, the control electrode internally including a polysilicon layer into which an impurity of the same conductivity type as a source/drain layer and nitrogen are introduced, and the nitrogen is selectively introduced to a lower portion of the polysilicon layer on an edge portion of said active region in such a manner that the impurity has a relatively high concentration in an upper portion of the polysilicon layer but has a relatively low concentration in the lower portion of the polysilicon layer.

Accordingly, in the sixth aspect of the invention, since nitrogen is selectively introduced to a lower portion of the polysilicon layer in such a manner that the impurity has a relatively high concentration in an upper portion of the polysilicon layer but has a relatively low concentration in the lower portion of the polysilicon layer, a depletion layer is created within the polysilicon layers during a device operation in accordance with the portion in which the concentration of the impurity is relatively low, so that the effective thickness of the gate oxide film is determined in accordance with the region in which the depletion layer is created. Hence, during a device operation, a range in which the depletion layer is formed becomes larger within the polysilicon layer in an edge portion of the active region, the effective thickness of the oxide film becomes thick, and the threshold value is partially increased. In the case where an SOI substrate is used as the semiconductor substrate, for instance, a problem of a decreased threshold value due to the structure of the edge portion is solved.

According to a seventh aspect of the invention, in the semiconductor device

of the sixth aspect, nitrogen is introduced at a dose of  $1 \times 10^{15}/\text{cm}^2$  to  $1 \times 10^{16}/\text{cm}^2$ .

Accordingly, in the seventh aspect of the invention, the control electrode is formed on the oxide film and the field oxide film and internally includes the first polysilicon layer into which nitrogen is introduced and the second polysilicon layer into which the impurity of the same conductivity type as the source/drain layer are introduced. Hence, when the transistor operates, a depletion layer is created within the first polysilicon layer, the oxide film becomes effectively thick, and a threshold value becomes high. Therefore, even when the thickness of the oxide film is not appropriate for a voltage which is applied to a gate electrode, an electric field upon the oxide film is small, which in turn prevents dielectric breakdown of the oxide film and improves the reliability of the transistor.

An eighth aspect of the invention is directed to a semiconductor device including at least one transistor on a semiconductor substrate, wherein at least one transistor comprises: an active region which is defined by a field oxide film which is selectively formed on a major surface of the semiconductor substrate; an oxide film which is formed on the active region; and a control electrode which is formed on the oxide film and the field oxide film, the control electrode internally including a first polysilicon layer into which nitrogen is introduced and a second polysilicon layer into which an impurity of the same conductivity type as a source/drain layer is introduced.

According to the semiconductor device of the eighth aspect of the invention, the nitrogen concentration which is appropriate for the semiconductor device of the sixth or the seventh aspect is obtained.

According to a ninth aspect of the invention, in the semiconductor device of the eighth aspect, nitrogen is introduced at a dose of  $1 \times 10^{15}/\text{cm}^2$  to  $1 \times 10^{16}/\text{cm}^2$ .

According to the method of manufacturing a semiconductor device of the ninth aspect of the invention, the impurity has such a distribution of the concentration that the concentration is relatively high in an upper portion of the polysilicon layer but is in the lower portion of the polysilicon layer. Therefore, the method of manufacturing a semiconductor device of the ninth aspect of the invention is appropriate to manufacture the semiconductor device of the first aspect of the invention.

A tenth aspect of the invention is directed to a method of manufacturing a semiconductor device in which there are at least one transistor on a semiconductor substrate, comprising the steps of: (a) forming a semiconductor layer of a first conductivity type within a surface of the semiconductor substrate, at a position where at least one transistor is formed; (b) selectively forming a channel dope layer of the first conductivity type within the semiconductor layer of at least one transistor, by ion implantation; and (c) forming a control electrode above the semiconductor layer of at least one transistor, at a position facing the channel dope layer, wherein the step (c) includes a step (c-1) of forming a polysilicon layer which includes an impurity of a second conductivity type and nitrogen, and the step (c-1) includes a step of introducing the nitrogen to a lower portion of the polysilicon layer.

According to the method of manufacturing a semiconductor device of the tenth aspect of the invention, it is possible to obtain a manufacturing method which is appropriate to manufacture the semiconductor device of the third aspect of the invention.

According to an eleventh aspect of the invention, in the method of manufacturing a semiconductor device of the tenth aspect, at least one transistor

includes a first to a third types of transistors, the step (c) comprises the steps of:  
forming an oxide film on the semiconductor layers of the first to the third types of  
transistors; forming a first polysilicon layer on the oxide film; introducing an  
impurity of the second conductivity type into the first polysilicon layer, to thereby  
5 form a second polysilicon layer; introducing nitrogen into a lower portion of the  
second polysilicon layer at a dose  $n_1$ , to thereby form a first nitrogen region;  
masking over the second polysilicon layer at a position at which the first type of  
transistor is formed and introducing nitrogen into the first nitrogen region within  
a remaining portion of the second polysilicon layer at a dose  $n_2$  to thereby form a  
10 second nitrogen region; masking over the second polysilicon layer at a position at  
which the second type of transistor is formed and introducing nitrogen into the  
second nitrogen region within a remaining portion of the second polysilicon layer  
at a dose  $n_3$  to thereby form a third nitrogen region; and selectively removing the  
second polysilicon layer and the oxide film by patterning, to thereby form: a first  
15 gate oxide film and the control electrode of the first type of transistor, on the  
semiconductor layer of the first type of transistor; a second gate oxide film and the  
control electrode of the second type of transistor, on the semiconductor layer of the  
second type of transistor; and a third gate oxide film and the control electrode of  
the third type of transistor, on the semiconductor layer of the third type of  
20 transistor.

According to the method of manufacturing a semiconductor device of the  
eleventh aspect of the invention, it is possible to obtain a manufacturing method  
which is appropriate to manufacture the semiconductor device of the fourth aspect  
of the invention.

According to a twelfth aspect of the invention, in the method of manufacturing

a semiconductor device of the tenth aspect, at least one transistor includes a first to a third types of transistors, the step (c) comprises the steps of: forming a first oxide film having a first thickness on the semiconductor layers of the first to the third types of transistors; selectively forming a first polysilicon layer which uniformly has an impurity of the second conductivity type on the first oxide film on the semiconductor layer of the third types of transistor; selectively forming an insulation film on the first polysilicon layer while removing the first oxide film at positions where the first and the second types of transistors are formed; forming a second oxide film having a second thickness which is thinner than the first thickness on the semiconductor layer of the first of transistor and the second types of transistor; forming a second polysilicon layer on the second oxide film and the insulation film; introducing nitrogen into a lower portion of the second polysilicon layer at a dose  $n1$  to thereby form a first nitrogen region; masking over the second polysilicon layer at a position at which the second and the third types of transistors are formed and introducing nitrogen into the first nitrogen region within a remaining portion of the second polysilicon layer at a dose  $n2$  to thereby form a second nitrogen region; and selectively removing the second polysilicon layer and the first and the second oxide films by patterning, to thereby form: a first gate oxide film and the control electrode of the first type of transistor, on the semiconductor layer of the first type of transistor; a second gate oxide film and the control electrode of the second type of transistor, on the semiconductor layer of the second type of transistor; and a third gate oxide film, a floating gate electrode, an inter-layer insulation film and the control electrode of the third type of transistor, on the semiconductor layer of the third type of transistor.

According to the method of manufacturing a semiconductor device of the

twelfth aspect of the invention, it is possible to obtain a manufacturing method which is appropriate to manufacture the semiconductor device of the fifth aspect of the invention.

Accordingly, an object of the present invention is to provide for a semiconductor device in which there is no trade-off relationship between a threshold value and a diffusion layer leak and it is not necessary to form gate oxide films at more than one steps, and to provide for a method of manufacturing such a semiconductor device.

These and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a diagram for describing the function of nitrogen within a gate electrode;

Fig. 2 is a diagram for describing distributions of an impurity and nitrogen within the gate electrode;

Figs. 3 and 4 are diagrams for describing the function of nitrogen within a gate electrode;

Fig. 5 is a cross sectional view showing a structure of a first preferred embodiment of the present invention;

Fig. 6 is a diagram for describing a nitrogen distribution according to the first preferred embodiment of the present invention;

Fig. 7 is a diagram for describing an impurity distribution according to the first preferred embodiment of the present invention;

Fig. 8 is a diagram for describing a thickness of a gate oxide film in the first

preferred embodiment of the present invention;

Figs. 9 to 15 are diagrams showing manufacturing steps according to the first preferred embodiment of the present invention;

Fig. 16 is a cross sectional view showing a structure of a second preferred  
5 embodiment of the present invention;

Fig. 17 is a diagram for describing a nitrogen distribution according to the second preferred embodiment of the present invention;

Fig. 18 is a diagram for describing an impurity distribution according to the second preferred embodiment of the present invention;

10 Fig. 19 is a diagram for describing a thickness of a gate oxide film in the second preferred embodiment of the present invention;

Figs. 20 to 33 are diagrams showing manufacturing steps according to the second preferred embodiment of the present invention;

15 Fig. 34 is a cross sectional view showing a structure of a third preferred embodiment of the present invention;

Fig. 35 is a diagram for describing a nitrogen distribution according to the third preferred embodiment of the present invention;

Fig. 36 is a diagram for describing an impurity distribution according to the third preferred embodiment of the present invention;

20 Fig. 37 is a diagram for describing a thickness of a gate oxide film in the third preferred embodiment of the present invention;

Figs. 38 to 44 are diagrams showing manufacturing steps according to the third preferred embodiment of the present invention;

25 Fig. 45 is a cross sectional view showing a structure of a fourth preferred embodiment of the present invention;

Fig. 46 is a diagram for describing a nitrogen distribution according to the fourth preferred embodiment of the present invention;

Fig. 47 is a diagram for describing an impurity distribution according to the fourth preferred embodiment of the present invention;

5 Fig. 48 is a diagram for describing a thickness of a gate oxide film in the fourth preferred embodiment of the present invention;

Figs. 49 to 62 are diagrams showing manufacturing steps according to the fourth preferred embodiment of the present invention;

10 Fig. 63 is a circuitry diagram for describing a fifth preferred embodiment of the present invention;

Fig. 64 is a diagram showing a structure of the fifth preferred embodiment of the present invention;

Fig. 65 is a perspective view of a MOS transistor, describing the fifth preferred embodiment of the present invention;

15 Figs. 66 and 67 are diagrams showing a manufacturing step according to the fifth preferred embodiment of the present invention;

Fig. 68 is a diagram showing a first modification of the fifth preferred embodiment of the present invention;

20 Fig. 69 is a diagram showing a second modification of the manufacturing step according to the fifth preferred embodiment of the present invention;

Fig. 70 is a diagram showing an example of an application of the second modification of the manufacturing step according to the fifth preferred embodiment of the present invention;

25 Fig. 71 is a diagram for describing an overall structure of a conventional DRAM;



Fig. 72 is a cross sectional view for describing a structure of the conventional DRAM;

Fig. 73 is a diagram for describing a distribution of an impurity within the conventional DRAM;

5 Figs. 74 to 79 are diagrams showing manufacturing steps of manufacturing the conventional DRAM;

Fig. 80 is a diagram for describing an overall structure of a conventional flash memory;

10 Fig. 81 is a cross sectional view for describing a structure of the conventional flash memory;

Fig. 82 is a diagram for describing a thickness of a gate oxide film in the conventional flash memory;

Figs. 83 to 96 are diagrams showing manufacturing steps of manufacturing the conventional flash memory;

15 Fig. 97 is a diagram for describing an overall structure of a conventional LOGIC in DRAM;

Fig. 98 is a cross sectional view for describing a structure of the conventional LOGIC in DRAM;

20 Fig. 99 is a diagram for describing a distribution of an impurity within the conventional LOGIC in DRAM;

Fig. 100 is a diagram for describing a thickness of a gate oxide film in the conventional LOGIC in DRAM;

Figs. 101 to 109 are diagrams showing manufacturing steps of manufacturing the conventional LOGIC in DRAM;

25 Fig. 110 is a diagram for describing an overall structure of a conventional

LOGIC in FLASH;

Fig. 111 is a cross sectional view for describing a structure of the conventional LOGIC in FLASH;

Fig. 112 is a diagram for describing a distribution of an impurity within the conventional LOGIC in FLASH;

Fig. 113 is a diagram for describing a thickness of a gate oxide film in the conventional LOGIC in FLASH; and

Figs. 114 to 127 are diagrams showing manufacturing steps of manufacturing the conventional LOGIC in FLASH.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

In general, a gate electrode (of polysilicon) forming a MOS transistor is doped with an N-type impurity or a P-type impurity. This aims at reducing the resistance of a gate by means of doping with the impurity. Further, whether to use an N-type impurity or a P-type impurity depends on the type of a well layer. That is, when a P-type gate electrode is selected for an N-type well or an N-type gate electrode is selected for a P-type well, it is possible to suppress a threshold value.

Fig. 1 shows a structure of a MOS transistor M1 which is formed by doping a gate electrode with an impurity by ion implantation. It is known that in such a gate electrode, introduction of nitrogen in the vicinity of an interface between the gate electrode and a gate oxide film realizes an effect of improving the reliability of an oxide film and suppressing a phenomena that later heating processing allows the impurity to pass through the gate electrode and diffuse into a substrate.

Hence, in the MOS transistor M1 shown in Fig. 1, an impurity layer IL and a nitrogen-introduced layer NL are formed both of which have a distribution of concentration.

Fig. 2 shows an impurity profile and a nitrogen profile of the MOS transistor M1. In Fig. 2, the impurity concentration of a gate electrode G1 of the MOS transistor M1 shown in Fig. 1 taken along A-A' line has a distribution that the concentration surges in the form of a curve at an interface between a gate oxide film ( $\text{SiO}_2$ ) Z1 and the gate electrode (polysilicon) G1, reaches a first peak, decreases in the form of a curve, surges in the form of a curve again, reaches a second peak, and decreases in the form of a curve again.

Meanwhile, the nitrogen concentration has a distribution that the concentration surges in the form of a curve at an interface between a well layer W1 (Si) and the gate oxide film ( $\text{SiO}_2$ ) Z1, reaches a peak at the interface between the gate oxide film ( $\text{SiO}_2$ ) Z1 and the gate electrode (polysilicon) G1, and decreases in the form of a curve.

In Fig. 2, the nitrogen concentration and the impurity concentration are measured along a horizontal axis, whereas a distance (i.e., depth) in the direction of A-A' line is measured along a vertical axis. In Fig. 2, an Si-SiO<sub>2</sub> interface is the interface between the well layer W1 and the gate oxide film Z1, and SiO<sub>2</sub>-polysilicon interface is the interface between the gate oxide film Z1 and the gate electrode G1.

As described earlier, since nitrogen has a function of suppressing diffusion of an impurity, the higher the concentration of nitrogen which is introduced in the vicinity of the interface between the gate electrode G1 and the gate oxide film Z1 is, the lower the impurity concentration in the vicinity of this interface becomes. It is known that if an impurity concentration becomes too low within a gate electrode, a depletion layer is created within the gate electrode when a transistor operates. Excessive introduction of nitrogen causes a problem that a depletion layer

is developed.

A phenomena that excessive introduction of nitrogen creates a depletion layer will be described with reference to Figs. 3 and 4. Fig. 3 shows a condition of a depletion layer DP1 which is formed within a gate electrode G2 in a MOS transistor M2 which has a relatively low nitrogen concentration, and a nitrogen profile and an impurity profile taken along A-A' line of the gate electrode G2.

Fig. 4 shows a condition of a depletion layer DP2 which is formed within a gate electrode G3 in a MOS transistor M3 which has a relatively high nitrogen concentration, and a nitrogen profile and an impurity profile taken along A-A' line of the gate electrode G3.

Comparing the two drawings, it is understood that the higher the nitrogen concentration in the vicinity of the interface between the gate electrode and the gate oxide film is, the lower the impurity concentration in the vicinity of this interface becomes, and that the depletion layer DP2 within the gate electrode G3 is formed in a larger area than the depletion layer DP1 within the gate electrode G2.

When a depletion layer is developed, a voltage drop occurs within the depletion layer. Hence, a voltage which is applied upon an element becomes lower than an applied voltage. In short, an oxide film thickness becomes effectively thick. This creates problems such as an increased threshold value and a decreased drain current.

The present invention makes a positive use of a depletion layer which is formed within a gate electrode, so that a plurality of types of transistors are formed within one chip without excessive introducing nitrogen and hence by deteriorating the reliability of a gate oxide film and suppression of a gate impurity diffusion.

In the following, preferred embodiments of the present invention will be

described in relation to examples of a DRAM, a flash memory, a logic in DRAM, and a LOGIC in flash memory.

<First Preferred Embodiment>

<1-1. Structure Of Device>

Fig. 5 shows a partial structure of a DRAM 100 in which a plurality of types of transistors are formed, as a first preferred embodiment of the present invention. In general, a DRAM comprises not only a memory cell array portion for storing data, but also a sense amplifier portion and a peripheral circuit portion (e.g., an address buffer, an X decoder, a Y decoder, a row/column clock circuit, an I/O pass circuit, a refresh circuit, etc.).

Any these portions are formed by transistors, and different characteristics are required from the respective transistors. For example, with respect to threshold values, while a threshold value for a transistor of the memory cell array portion is about 1V and a threshold value for transistors of the peripheral circuit portions are about 0.8V, a threshold value for the transistor of the sense amplifier portion must be suppressed as low as 0.4V.

Fig. 5 shows cross sections of N-channel MOS transistors T41 to T43 which are used for the sense amplifier portion, the peripheral circuit portion, and the memory cell array portion.

In Fig. 5, the N-channel MOS transistors T41 to T43 formed within a P-type well layer 101 which is formed on the same semiconductor substrate 1 (of the P-type). The well layer 101 is element-separated by a channel cut layer 102 and a LOCOS layer 2 in such a manner that the N-channel MOS transistors T41 to T43 are formed in regions which are created by element separation.

The N-channel MOS transistor T41 of the sense amplifier portion comprises

a pair of source/drain layers 106 formed within the well layer 101 independently of each other but parallel to each other and a pair of low dope drain layers (hereinafter "LDD layers") 107 formed adjacent to edge portions facing each other of the source/drain layers 106.

5       The gate oxide film 3 is formed on the LDD layers 107, and a gate electrode 4A is formed on the gate oxide film 3. A side wall oxide film 5 is formed on a side surface of the gate oxide film 3 and the gate electrode 4A. Within the well layer 101 under the gate electrode 4A, a channel dope layer 103A is formed.

10       In the gate electrode 4A, a nitrogen-introduced region N1 is formed in the vicinity of an interface with the gate oxide film 3.

      The N-channel MOS transistor T42 of the peripheral circuit portion comprises a pair of source/drain layers 106 formed within the well layer 101 independently of each other but parallel to each other and a pair of LDD layers 107.

15       The gate oxide film 3 is formed on the LDD layers 107, and a gate electrode 4B is formed on the gate oxide film 3. The side wall oxide film 5 is formed on a side surface of the gate oxide film 3 and the gate electrode 4B. Within the well layer 101 under the gate electrode 4B, a channel dope layer 103B is formed.

      In the gate electrode 4B a nitrogen-introduced region N2 is formed in the vicinity of an interface with the gate oxide film 3.

20       The N-channel MOS transistor T43 of the memory cell array portion comprises a pair of source/drain layers 106 formed within the well layer 101 independently of each other but parallel to each other and a pair of LDD layers 107.

25       A gate oxide film 3 is formed on the source/drain layers 106 and the LDD layers 107, and a gate electrode 4C is formed on the gate oxide film 3. The side

wall oxide film 5 is formed on a side surface of the gate oxide film 3 and the gate electrode 4C. Within the well layer 101 under the gate electrode 4C, a channel dope layer 103C is formed. The memory cell array portion has a gate array structure in which adjacent gates share one source/drain layer 106. Such structures are arranged successively.

In the gate electrode 4C, a nitrogen-introduced region N3 is formed in the vicinity of an interface with the gate oxide film 3.

Table 5 shows figures regarding the structures of the N-channel MOS transistors T41 to T43.

668207 "E2254159

TABLE 5

	SENSE AMPLIFIER PORTION (T41)	PERIPHERAL CIRCUIT PORTION (T42)	MEMORY CELL ARRAY PORTION (T43)
FIELD OXIDE FILM THICKNESS	4000 Å	4000 Å	4000 Å
GATE OXIDE FILM THICKNESS	100 Å	100 Å	100 Å
GATE ELECTRODE FILM THICKNESS	2000 Å	2000 Å	2000 Å
SIDE WALL	1000 Å	1000 Å	1000 Å
WELL	B 700keV $1 \times 10^{13} / \text{cm}^2$	B 700keV $1 \times 10^{13} / \text{cm}^2$	B 700keV $1 \times 10^{13} / \text{cm}^2$
CHANNEL CUT	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$
CHANNEL DOPE	B 50keV $1 \times 10^{12} / \text{cm}^2$	B 50keV $1 \times 10^{12} / \text{cm}^2$	B 50keV $1 \times 10^{12} / \text{cm}^2$
LDD	As 30keV $1 \times 10^{13} / \text{cm}^2$	As 30keV $1 \times 10^{13} / \text{cm}^2$	As 30keV $1 \times 10^{13} / \text{cm}^2$
SOURCE/DRAIN	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$
GATE IMPLANTATION	P 30keV $5 \times 10^{15} / \text{cm}^2$	P 30keV $5 \times 10^{15} / \text{cm}^2$	P 30keV $5 \times 10^{15} / \text{cm}^2$
	N 10keV $1 \times 10^{15} / \text{cm}^2$	N 10keV $3 \times 10^{15} / \text{cm}^2$	As 10keV $1 \times 10^{16} / \text{cm}^2$
HEATING	850°C 60min		



In Table 5, impurity doses for forming the channel dope layers of the N-channel MOS transistors T41, T42 and T43 are equally  $5 \times 10^{15}/\text{cm}^2$ . Phosphorus (P) is implanted as an impurity for either layers with the implantation energy of 30keV.

Doses of nitrogen are  $1 \times 10^{15}/\text{cm}^2$ ,  $3 \times 10^{15}/\text{cm}^2$  and  $1 \times 10^{16}/\text{cm}^2$ , respectively. The implantation energy is equally 10keV.

Figs. 6 and 7 show nitrogen profiles and impurity profiles of the N-channel MOS transistors T41, T42 and T43 forming the sense amplifier portion, the peripheral circuit portion and the memory cell array portion, all of which are shown in Fig. 5, taken at cross sectional portions along A-A' line, B-B' line and C-C' line, respectively.

In Figs. 6 and 7, a position (i.e., depth) in a cross sectional direction is shown along a horizontal axis and nitrogen concentrations and impurity concentrations are shown along a vertical axis. There are the gate electrode (polysilicon layer), the gate oxide film ( $\text{SiO}_2$  layer) and the well layer (bulk silicon layer) in this order along the horizontal axis from the left-hand side.

As shown in Table 5, since the nitrogen doses are different from each other among gate electrodes 4A to 4C of the N-channel MOS transistors T41 to T43, and therefore, the nitrogen concentrations are different from each other. The nitrogen concentrations are progressively higher in the order of higher threshold values which are expected in the gate electrodes. In short, as indicated at the A-A' line in Fig. 6, the transistor T41 of the sense amplifier portion has the lowest value, exceeded by the transistor T42 of the peripheral circuit portion (B-B' line) and the transistor T43 of the memory cell array portion (C-C' line) in this order.

Further, nitrogen is present in each gate oxide film, and a relationship

regarding the concentrations is maintained. The profile is such that nitrogen does not almost exist in a portion in the well layer other than in the vicinity of the interface with the gate oxide films.

In addition, as shown in Fig. 7, with respect to the impurity profiles in the gate electrodes, the profile of the transistor T41 of the sense amplifier portion is the flattest as indicated by A-A' line, and the profile of the transistor T42 of the peripheral circuit portion and the profile of the transistor T43 of the memory cell array portion change progressively more abruptly in this order as indicated by B-B' line and C-C' line, respectively. This is because diffusion and activation of an impurity is suppressed more in a gate electrode in which a larger amount of nitrogen is introduced.

Since impurity dose are the same between the channel dope layers 103A to 103C of the N-channel MOS transistors T41 to T43, the A-A' line, the B-B' line and the C-C' line overlap each other.

Diffusion and activation of an impurity is suppressed more in a gate electrode in which a larger amount of nitrogen is introduced, so that the impurity concentration in the vicinity of the gate oxide films becomes lower. Hence, in the memory cell array portion in which the impurity concentration is the lowest, the depletion layer is the largest at the gate electrode, the effective thickness of the oxide film is the thickest, and the threshold value is high.

Fig. 8 shows actual thicknesses and effective thicknesses of the respective gate oxide films. Fig. 8 shows the N-channel MOS transistors of the sense amplifier portion, the peripheral circuit portion and the memory cell array portion in this order from the left-hand side along the horizontal axis. As clearly shown in Fig. 8, the effective thicknesses of the respective gate oxide films are progressively

thicker in the order of the sense amplifier portion, the peripheral circuit portion and the memory cell array portion.

#### <1-2. Manufacturing Method>

In the following, a description will be given on a method of manufacturing the  
 5 N-channel MOS transistors T41, T42 and T43 of the sense amplifier portion, the peripheral circuit portion and the memory cell array portion which form the DRAM 100 which is shown in Fig. 5, with reference to Figs. 9 to 15.

First, at a step shown in Fig. 9, a LOCOS layer (i.e., field oxide film) 2 is formed into a thickness of 4,000 Å, for instance, by a LOCOS method on a surface  
 10 of the semiconductor substrate 1 of the P-type. Following this, boron ions, for instance, are implanted with the energy of 700 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ , thereby forming a P-type well region 101 within the semiconductor substrate 1. Although an N-type well region as well is formed in the semiconductor substrate 1 in order to form P-channel MOS transistors, this is not shown and a description  
 15 will be omitted. Next, boron ions, for example, are implanted with the energy of 130 keV and at a dose of  $5 \times 10^{12}/\text{cm}^2$ , thereby forming the channel cut layer 102 within the semiconductor substrate 1. The channel cut layer 102 is formed in such a shape which together with the LOCOS layer 2 creates the element-separated regions.

20 Next, at a predetermined position within the well region 101, a channel dope layer 100 which will become the channel dope layers 103A to 103C is formed. At this stage, the channel dope layer 100 is formed also in regions within the transistors T2 and T3 of the peripheral circuit portion and the memory cell array portion. The channel dope layer 100 is formed by implanting boron ions, for  
 25 instance, with the energy of 50 keV and at a dose of  $1 \times 10^{12}/\text{cm}^2$ .

Next, at a step shown in Fig. 10, after forming an oxide film 31 which will become the gate oxide film 3 on a main surface of the semiconductor substrate 1 by a thermal oxide method, a (non-doped) polysilicon layer 42 is formed as a gate electrode material on the gate oxide film 3 by a CVD method. The oxide film 31 has a thickness of about 100 Å, whereas the polysilicon layer 42 has a thickness of about 2,000 Å.

Next, at a step shown in Fig. 11, impurity ions are implanted into the polysilicon layer 42 by ion implantation, whereby a doped polysilicon layer 421 is formed. The doped polysilicon layer 421 is formed by implanting phosphorus ions, for instance, with the energy of 30 keV and at a dose of  $5 \times 10^{15}/\text{cm}^2$ .

Next, at a step shown in Fig. 12, nitrogen ions are implanted into the doped polysilicon layer 421 by ion implantation in accordance with the N-channel MOS transistor T41 of the sense amplifier portion, which has the lowest nitrogen concentration within the gate electrode, thereby forming a nitrogen-introduced layer N1. At this stage, the nitrogen-introduced layer N1 is formed also the doped polysilicon layer 421 in the peripheral circuit portion and the memory cell array portion. The nitrogen-introduced layer N1 is formed by implanting nitrogen ions with the energy of 10 keV and at a dose of  $1 \times 10^{15}/\text{cm}^2$ , for instance.

Next, at a step shown in Fig. 13, a resist mask R204 is formed on the sense amplifier portion. Nitrogen ions are additionally implanted in a selective fashion into the doped polysilicon layer 421 of the peripheral circuit portion and the memory cell array portion, thereby forming a nitrogen-introduced region N2 which has a concentration which is in accordance with the N-channel MOS transistor T42 of the peripheral circuit portion. At this stage, the nitrogen-introduced region N2 is formed also the doped polysilicon layer 421 in the memory cell array portion.

The nitrogen-introduced region N2 is formed by implanting nitrogen ions with the energy of 10 keV and at a dose of  $2 \times 10^{15}/\text{cm}^2$ , for instance.

Next, after removing the resist mask R204, at a step shown in Fig. 14, a resist mask R205 is formed on the sense amplifier portion and the peripheral circuit portion and nitrogen ions are additionally implanted in a selective fashion into the doped polysilicon layer 42B of the memory cell array portion, thereby forming a nitrogen-introduced region N3 which has a concentration which is in accordance with the N-channel MOS transistor T43 of the memory cell array portion. The nitrogen-introduced region N3 is formed by implanting nitrogen ions with the energy of 10 keV and at a dose of  $7 \times 10^{15}/\text{cm}^2$ , for instance.

Next, at a step shown in Fig. 15, a resist mask R206 is formed on the doped polysilicon layers 42A to 42C and patterned so that the gate electrodes 4A to 4C and the gate oxide film 3 are formed.

Next, after forming the LDD layers 107 in the sense amplifier portion, the peripheral circuit portion and the memory cell array portion by ion implantation, the side wall oxide film 5 is formed on a side surface of the gate oxide film 3 and the gate electrodes 4A to 4C into a thickness of about 1,000 Å. Using the side wall oxide film 5 as a mask, by ion implantation, the source/drain layers 106 are formed. In this manner, the structure of the DRAM 100 which is shown in Fig. 5 is obtained.

The LDD layers 107 are obtained by injecting arsenic (As) ions, for instance, with the energy of 30 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ . Meanwhile, the source/drain layers 106 are obtained by injecting arsenic ions, for instance, with the energy of 50 keV and at a dose of  $5 \times 10^{15}/\text{cm}^2$  and thereafter annealing at 850°C for 60 minutes.

While the nitrogen-introduced regions N1 to N3 are in contact with the gate oxide film 3 in Fig. 15, this is a result of diffusion of the introduced nitrogen by heating processing during formation of the source/drain layer and the like, and subsequent aggregation of the introduced nitrogen in the vicinity of the interface with the gate oxide film 3 which contains a number of crystal defects.

Although this is followed by formation of a capacitor, an inter-layer insulation film, a wiring layer and the like to form the DRAM, this will not be described nor is shown in the drawings.

#### <1-3. Characteristic Function And Effect>

As described above, the DRAM 100 according to the first preferred embodiment of the present invention has such a structure in which the nitrogen concentrations of the gate electrodes are changed among the plurality of types of transistors having different characteristics from each other (e.g., having different required specifications from each other) so that the effective thicknesses of the respective gate oxide films are changed and the threshold values are set. This eliminates the necessity of changing the impurity concentrations of the channel dope layers in accordance with the characteristics of the transistors, and therefore, it is possible to fix the concentrations at such values with which a leak current (i.e., diffusion layer leak) from a diffusion layer can be suppressed as small as possible.

Hence, by setting the impurity concentrations of the channel dope layers at such values with which a diffusion layer leak is as small as possible while setting threshold values by means of the nitrogen concentrations of the gate electrodes, it is possible to break the trade-off relationship between the threshold values and the diffusion layer leak and hence to eliminate a restriction imposed on circuit designing.

To change the impurity concentrations of the gate electrodes independently is less influential over the other structures than to change the nitrogen concentrations of the channel dope layers which are formed within the semiconductor substrate. That is, when ions are to be implanted into the semiconductor substrate, in particular, when implantation at a high dose is to be executed, this causes crystal deterioration of the semiconductor substrate. However, in the present invention, since nitrogen ions are implanted into the gate electrodes which are located in the outer-most layer, this problem does not occur. It is only necessary to set an implantation range in such a manner that the nitrogen ions will not reach the gate oxide films.

Although the foregoing has described that the impurity concentrations of the channel dope layers 103A to 103C are the same, the nitrogen concentrations do not have to be the same with each other. For instance, when it is not possible to adjust the threshold values sufficiently only by changing the impurity concentrations of the gate electrodes, the threshold values may be adjusted by changing the impurity concentrations of the channel dope layers 103A to 103C. Since this is an auxiliary process, an increase in the impurity concentrations is small. This does not largely increase in the diffusion layer leak, nor allows ion implantation to cause crystal deterioration of the semiconductor substrate.

Further, although there are a number of crystal defects in the vicinity of the interface between the gate electrodes and the gate oxide film, as nitrogen is introduced into the gate electrodes, nitrogen atoms are combined with dangling bonds, one of causes creating crystal defects, so that the crystal defects are recovered. Hence, the reliability of the gate oxide film is improved.

Moreover, since the nitrogen-introduced regions N1 to N3 are formed in the

vicinity of the interface with the gate oxide film 3 within the gate electrodes 4A to 4C, it is possible to suppress punch-through of the impurity which is implanted into the gate electrodes. That is, the implanted impurity is diffused by heating or other processing which is performed later, since the implanted impurity has a concentration profile. When the implanted impurity diffuses excessively, in some cases, the implanted impurity pass through the gate oxide film, reaching to the silicon substrate. This phenomena is called "punch-through." If punch-through occurs, the impurity concentration changes in the channel regions, and therefore, basic electric characteristics such as a threshold value are changed. However, the nitrogen-introduced regions N1 to N3 prevents this.

#### <1-4. Modifications>

The foregoing has described the manufacturing method of manufacturing the DRAM 100 according to the first preferred embodiment described with reference to Figs. 9 to 15, in relation to an example where impurity ions are implanted into the polysilicon layer 42 by ion implantation to thereby form the doped polysilicon layer 421 (See Fig. 11).

However, the doped polysilicon layer may be formed by in-situ doping in which an impurity is introduced at the same time when the polysilicon layer is formed by using stacking material gas with gas which contains an impurity such as phosphorus during formation of the polysilicon layer by a CVD method. This method may be used to form the polysilicon layer, which is a major material of the gate electrodes, in second to fourth preferred embodiments which will be described later.

The impurity concentration is uniform within the doped polysilicon layer which is formed in this manner, so that diffusion of the impurity due to heating



processing or the like is suppressed.

Further, the foregoing has described the manufacturing method of manufacturing the DRAM 100 according to the first preferred embodiment described with reference to Figs. 9 to 15, also in relation to an example where the nitrogen-introduced region N1 is formed in the gate electrode 4A as well of the N-channel MOS transistor T41 of the sense amplifier portion in which an area where the depletion layer is formed is the smallest (See Fig. 12).

However, a threshold value may be adjusted by adjusting the impurity concentration of the channel dope layer, without forming the nitrogen-introduced region N1 in the gate electrode 4A.

Such a structure eliminates the step of introducing nitrogen at least once, which in turn simplifies the manufacturing processes.

While the foregoing has described the structure in which various types of transistors are formed on a single crystal substrate as the first preferred embodiment of the present invention, it is possible to achieve similar function and effect in the case where various types of transistors are formed on an SOI (silicon on insulator) substrate.

#### <Second Preferred Embodiment>

##### <2-1. Structure Of Device>

Fig. 16 shows a partial structure of a flash memory 200 in which a plurality of types of transistors are formed, as a second preferred embodiment of the present invention. In general, a flash memory is different from a DRAM in using a high voltage, such as 10V, for writing and erasing. To this end, a flash memory comprises not only a memory cell array portion for storing data, but also a high-voltage resistant portion, such as an X decoder and a Y decoder, which is

used after stepping up, a peripheral circuit portion (i.e., an address buffer, a row/column clock portion, an I/O pass portion, a data register portion, a sense amplifier portion, an operation control portion), and the like. Although any these portions are formed by transistors, due to differences between voltages used, a plurality of types of transistors which have different characteristics from each other are needed.

Fig. 16 shows cross sections of N-channel MOS transistors T51 to T53 which are used for the high-voltage resistant portion, the peripheral circuit portion, and the memory cell array portion.

In Fig. 16, the N-channel MOS transistors T51 to T53 formed within a P-type well layer 121 which is formed on the same semiconductor substrate 21 (of the P-type). The well layer 121 is element-separated by a channel cut layer 122 and a LOCOS layer 22 in such a manner that the N-channel MOS transistors T51 to T53 are formed in regions which are created by element separation.

The N-channel MOS transistor T51 of the high-voltage resistant portion comprises a pair of source/drain layers 126 formed within the well layer 121 independently of each other but parallel to each other and a pair of LDD layers 127 formed adjacent to edge portions facing each other of the source/drain layers 126.

The gate oxide film 25A is formed on the LDD layers 127, and a gate electrode 29A is formed on the gate oxide film 25A. A side wall oxide film 30 is formed on a side surface of the gate oxide film 25A and the gate electrode 29A. Within the well layer 121 under the gate electrode 29A, a channel dope layer 123 is formed.

A nitrogen-introduced region N11 is formed in the vicinity of the interface with the gate oxide film 25A within the gate electrode 29A.

The N-channel MOS transistor T52 of the peripheral circuit portion comprises a pair of source/drain layers 126 formed within the well layer 121 independently of each other but parallel to each other and a pair of LDD layers 127.

5 The gate oxide film 25A is formed on the LDD layers 127, and a gate electrode 29B is formed on the gate oxide film 25A. The side wall oxide film 30 is formed on a side surface of the gate oxide film 25A and the gate electrode 29B. Within the well layer 121 under the gate electrode 29B, a channel dope layer 124 is formed.

10 A nitrogen-introduced region N12 is formed in the vicinity of the interface with the gate oxide film 25A within the gate electrode 29B.

15 The N-channel MOS transistor T53 of the memory cell array portion comprises a pair of source/drain layers 126 formed within the well layer 121 independently of each other but parallel to each other. A tunnel oxide film 23 is formed on edge portions of the source/drain layers 126. A floating gate electrode 27, an inter-layer insulation film (ONO film) 24 and a control gate electrode 29C are formed in this order on the tunnel oxide film 23. The control gate electrode 29C has the same structure as the gate electrodes, and therefore, will be treated as a gate electrode in the following.

20 Further, the side wall oxide film 30 is formed on a side surface of the tunnel oxide film 23, the floating gate electrode 27, the inter-layer insulation film 24 and the control gate electrode 29C.

A nitrogen-introduced region N12 is formed in the vicinity of the interface with the inter-layer insulation film 24 within the gate electrode 29C.

25 In addition, a channel dope layer 125 is formed within the well layer 121 under the floating gate electrode 27. The memory cell array portion has a gate

array structure in which adjacent gates share one source/drain layer 126. Such structures are arranged successively.

Table 6 shows figures regarding the structures of the N-channel MOS transistors T51 to T53.

TABLE 6

	HIGH-VOLTAGE RESISTANT PORTION (T51)	PERIPHERAL CIRCUIT PORTION (T52)	MEMORY CELL ARRAY PORTION (T53)
FIELD OXIDE FILM THICKNESS	4000 Å	4000 Å	4000 Å
GATE OXIDE FILM THICKNESS	80 Å	80 Å	100 Å
FLOATING GATE ELECTRODE FILM THICKNESS	---	---	1000 Å
FLOATING GATE IMPURITY CONCENTRATION	---	---	$1 \times 10^{20} / \text{cm}^3$
INTER-LAYER INSULATION FILM THICKNESS	---	---	$\text{TEOS/Si}_3\text{N}_4/\text{TEOS} = 100/100/100 \text{ Å}$
CONTROL GATE ELECTRODE FILM THICKNESS	2000 Å	2000 Å	2000 Å
SIDE WALL	2000 Å	2000 Å	2000 Å
WELL	B 700keV $1 \times 10^{13} / \text{cm}^2$	B 700keV $1 \times 10^{13} / \text{cm}^2$	B 700keV $1 \times 10^{13} / \text{cm}^2$
CHANNEL CUT	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$
CHANNEL DOPE	B 50keV $5 \times 10^{12} / \text{cm}^2$	B 50keV $5 \times 10^{12} / \text{cm}^2$	B 50keV $5 \times 10^{12} / \text{cm}^2$
LDD	As 30keV $1 \times 10^{13} / \text{cm}^2$	As 30keV $1 \times 10^{13} / \text{cm}^2$	---
SOURCE/DRAIN	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$
GATE IMPLANTATION	P 30keV $5 \times 10^{15} / \text{cm}^2$	P 30keV $5 \times 10^{15} / \text{cm}^2$	P 30keV $5 \times 10^{15} / \text{cm}^2$
	N 10keV $1 \times 10^{16} / \text{cm}^2$	N 10keV $1 \times 10^{15} / \text{cm}^2$	N 10keV $1 \times 10^{15} / \text{cm}^2$
HEATING	850°C 60min		

In Table 6, the flash memory 200 is characteristic in that the gate electrode 29A of the N-channel MOS transistor T51 of the high-voltage resistant portion has the highest nitrogen concentration, and the nitrogen doses for the impurity concentration of the gate electrode 29B of the N-channel MOS transistor T52 of the peripheral circuit portion and the gate electrode 29C of the N-channel MOS transistor T53 of the memory cell array portion are the same..

Figs. 17 and 18 show impurity profiles of the N-channel MOS transistors T51, T52 and T53 forming the high-voltage resistant portion, the peripheral circuit portion and the memory cell array portion, all of which shown in Fig. 16, taken at cross sectional portions along A-A' line, B-B' line and C-C' line, respectively.

In Figs. 17 and 18, a position (i.e., depth) in a cross sectional direction is shown along a horizontal axis, and a nitrogen concentration and an impurity concentration are shown along a vertical axis. The order in which the structure of the N-channel MOS transistor T53 of the memory cell array portion is fabricated is illustrated in an upper portion of Fig. 17, while the order in which the other structures are fabricated is illustrated along the horizontal axis.

The upper portions of Figs. 17 and 18 show the control gate electrode (polysilicon layer), the inter-layer insulation film (ONO film), the floating gate electrode (polysilicon layer), the tunnel oxide film ( $\text{SiO}_2$  layer) and the well layer (bulk silicon layer) in this order from the left-hand side.

Further, Figs. 17 and 18 show the gate electrode (polysilicon layer), the gate oxide film ( $\text{SiO}_2$  layer) and the well layer (bulk silicon layer) in this order along the horizontal axis.

In Fig. 17, as indicated at the A-A' line, the nitrogen concentration of the gate electrode in the high-voltage resistant portion is the highest, and the nitrogen

concentration of the gate electrode in the peripheral circuit portion indicated at the B-B' line and the nitrogen concentration of the gate electrode in the memory cell array portion indicated at the C-C' line are the same.

Further, nitrogen is present in the gate oxide film and the inter-layer insulation film, and a relationship regarding the concentrations is maintained. The profile is such that nitrogen does not almost exist in a portion in the well layer other than in the vicinity of the interface with the gate oxide film.

In addition, as shown in Fig. 18, with respect to the impurity profiles in the gate electrodes, the profile of the transistor T51 of the high-voltage resistant portion is most abrupt as indicated by A-A' line, and the profile of the transistor T52 of the peripheral circuit portion and the profile of the transistor T53 of the memory cell array portion change moderately. This is because diffusion and activation of an impurity is suppressed more in a gate electrode in which a larger amount of nitrogen is introduced.

Hence, in the transistor T51 of the high-voltage resistant portion, the depletion layer is the largest so that the effective thickness of the oxide film is the thickest and the high-voltage resistant portion can withstand a high voltage.

Fig. 19 shows actual thicknesses and effective thicknesses of the respective gate oxide films. Fig. 19 shows the N-channel MOS transistors of the high-voltage resistant portion, the peripheral circuit portion and the memory cell array portion in this order from the left-hand side along the horizontal axis. In the memory cell array portion, the tunnel oxide film is treated as the gate oxide film. As clearly shown in Fig. 19, among the effective thicknesses of the respective gate oxide films, the effective thickness is particularly thick in the high-voltage resistant portion.

Further, as shown in Fig. 18, in any one of the transistors of the high-voltage resistant portion (A-A' line), the peripheral circuit portion (B-B' line) and the memory cell array portion (C-C' line), the impurity concentration of the channel dope layer stays the same.

5 Since the floating gate electrode of the N-channel MOS transistor T53 of the memory cell array portion is formed by a CVD method, the impurity concentration remains constant.

#### <2-2. Manufacturing Method>

10 In the following, a description will be given on a method of manufacturing the N-channel MOS transistors T51, T52 and T53 of the high-voltage resistant portion, the peripheral circuit portion and the memory cell array portion, all of which shown in Fig. 16, with reference to Figs. 20 to 33.

First, at a step shown in Fig. 20, a LOCOS layer (i.e., field oxide film) 22 is formed into a thickness of 4,000 Å, for instance, by a LOCOS method on a surface of the semiconductor substrate 21 of the P-type. Following this, boron ions, for instance, are implanted with the energy of 700 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ , thereby forming a P-type well region 121 within the semiconductor substrate 21. Although an N-type well region as well is formed in the semiconductor substrate 21 in order to form P-channel MOS transistors, this is not shown and a description will be omitted. Next, boron ions, for example, are implanted with the energy of 130 keV and at a dose of  $5 \times 10^{12}/\text{cm}^2$ , thereby forming the channel cut layer 122 within the semiconductor substrate 21. The channel cut layer 122 is formed in such a shape which together with the LOCOS layer 22 creates the element-separated regions.

25 Next, at a predetermined position in the high-voltage resistant portion, the



peripheral circuit portion and the memory cell array portion within the well region 121, a channel dope layer 120. The channel dope layer 120 is formed by implanting boron ions, for instance, with the energy of 50 keV and at a dose of  $5 \times 10^{12}/\text{cm}^2$ .

5       Next, at a step shown in Fig. 21, after forming an oxide film 231 which will become the tunnel oxide film 23 on a main surface of the semiconductor substrate 21 by a thermal oxide method, a doped polysilicon layer 271, for instance, is formed as a gate electrode material on the oxide film 231 by a CVD method. The oxide film 231 has a thickness of about 100 Å, whereas the doped polysilicon layer 10       271 has a thickness of about 1,000 Å. Phosphorus (P) is used as an impurity. The concentration of the impurity is about  $1 \times 10^{20}/\text{cm}^3$ .

Next, at a step shown in Fig. 22, a resist mask R221 is formed selectively on the doped polysilicon layer 271 within the memory cell array portion. In this case, the resist mask R221 is formed along the gate-width direction of the memory cell 15       array portion. A portion of the doped polysilicon layer 271 which is not covered with the resist mask R221 is removed by anisotropic etching. Fig. 23 shows this condition.

Fig. 23 is a plan view viewing Fig. 22 from the upper surface side (i.e., the side on which the resist mask R221 is formed). Within the memory cell array 20       portion, the resist mask R221 is formed as rectangle islands which are arranged regularly. The resist mask R221 is formed to cover an active layer AL which has a configuration like a rectangle island and an LOCOS layer LL around the same. Within the high-voltage resistant portion and the peripheral circuit portion, since the resist mask is not formed, the active layer AL is exposed.

25       Although Fig. 23 partially omits the resist mask R221 so that the active layer

AL and the LOCOS layer LL are visible, this is only for the clarity of illustration of the structure below the resist mask R221 and merely for the convenience of illustration.

Next, after removing the resist mask R221, at a step shown in Fig. 24, an insulation film 241, which will become the inter-layer insulation film 24 which insulates the floating gate from the control gate, is formed on the doped polysilicon layer 271 by a CVD method. The inter-layer insulation film 24 is referred to as "ONO film" in some cases. The insulation film 241 is formed on the high-voltage resistant portion and the peripheral circuit portion as well. This film has a structure in which a TEOS (tetraethyl orthosilicate) film, a nitride film ( $\text{Si}_3\text{N}_4$ ) film, a TEOS film each having a thickness of 100 Å are stacked in this order.

Next, at a step shown in Fig. 25, a resist mask R222 is formed on the insulation film 241 of the memory cell array portion, and the insulation film 241 in all other regions is removed. In this case, in the other regions, the oxide film 231 is removed as well. Fig. 26 shows this condition.

Fig. 26 is a plan view viewing Fig. 25 from the upper surface side (i.e., the side on which the resist mask R222 is formed). The resist mask R222 is formed to entirely cover the memory cell array portion. However, within the high-voltage resistant portion and the peripheral circuit portion, since the resist mask R222 is not formed, the active layer AL is exposed.

Next, after removing the resist mask R222, at a step shown in Fig. 27, an oxide film 251A which will become the gate oxide film 25A is formed entirely on the main surface of the semiconductor substrate 21 by a thermal oxide method. At this stage, since the insulation film 241 on the memory cell array portion includes the nitride film, the insulation film 241 is not oxidized and the thickness of the

insulation film 241 is maintained. The thickness of the oxide film 251A is about 80 Å.

Next, at a step shown in Fig. 28, a (non-doped) polysilicon layer 280 is formed entirely on a main surface of the semiconductor substrate 21 as a gate electrode material by a CVD method. The polysilicon layer 280 has a thickness of about 2,000 Å.

Next, at a step shown in Fig. 29, impurity ions are implanted into the polysilicon layer 280, thereby forming a doped polysilicon layer 281. The doped polysilicon layer 281 is formed by implanting phosphorus ions, for instance, with the energy of 30 keV and at a dose of  $5 \times 10^{15}/\text{cm}^2$ .

Next, at a step shown in Fig. 30, nitrogen ions are introduced into the doped polysilicon layer 281 in accordance with the N-channel MOS transistors T52 and T53 of the peripheral circuit portion and the memory cell array portion, each of which has a low impurity concentration in the gate electrode, thereby forming a nitrogen-introduced region N12. At this stage, the nitrogen-introduced region N12 is formed also in the doped polysilicon layer 421 on the high-voltage resistant portion. The nitrogen-introduced region N12 is formed by implanting nitrogen ions with the energy of 10 keV and at a dose of  $1 \times 10^{15}/\text{cm}^2$ , for instance.

Next, at a step shown in Fig. 31, a resist mask R225 is formed on the peripheral circuit portion and the memory cell array portion. Nitrogen ions are additionally implanted in a selective fashion into the doped polysilicon layer 281 of the high-voltage resistant portion, thereby forming a nitrogen-introduced region N11 which has a concentration which is in accordance with the N-channel MOS transistor T51 of the high-voltage resistant portion. The nitrogen-introduced region N11 is formed by implanting nitrogen ions with the energy of 10 keV and at a dose

of  $9 \times 10^{15}/\text{cm}^2$ , for instance.

Next, after removing the resist mask R225, at a step shown in Fig. 32, a resist mask R227 is formed on the doped polysilicon layer 280A and patterned. Fig. 33 shows this condition.

Fig. 33 is a plan view viewing Fig. 32 from the upper surface side (i.e., the side on which the resist mask R227 is formed). The resist mask R227 is formed to be perpendicular to the active layer AL which has a rectangular configuration.

As a result of patterning, the gate oxide film 25A and gate electrode 29A are formed within the high-voltage resistant portion, the gate oxide film 25A and gate electrode 29B are formed within the peripheral circuit portion, and the tunnel oxide film 23, the floating gate electrode 27, the inter-layer insulation film 24 and the control gate electrode 29C are formed within the memory cell array portion.

Following this, after forming the LDD layers 127 by implanting ions into the high-voltage resistant portion and the peripheral circuit portion, the side wall oxide film 30 of about 1,000 Å in thickness is formed on a side surface of the gate oxide film 25A and gate electrode 29A, on a side surface of the gate oxide film 25A and gate electrode 29B, and on a side surface of the tunnel oxide film 23, the floating gate electrode 27, the inter-layer insulation film 24 and the control gate electrode 29C. Using the side wall oxide film 30 as a mask, by ion implantation, the source/drain layers 126 are formed. In this manner, the structure of the flash memory which is shown in Fig. 16 is obtained.

Now, the LDD layers 127 are obtained by implanting arsenic ions, for instance, with the energy of 30 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ . Meanwhile, the source/drain layers 126 are obtained by injecting arsenic ions, for instance, with the energy of 50 keV and at a dose of  $5 \times 10^{15}/\text{cm}^2$  and thereafter annealing at 850°C

for 60 minutes.

Although this is followed by formation of a capacitor, an inter-layer insulation film, a wiring layer and the like to form the flash memory, this will not be described nor is shown in the drawings.

5           <2-3.     Characteristic Function And Effect>

As described above, the flash memory 200 according to the second preferred embodiment of the present invention has such a structure in which the impurity concentrations of the gate electrodes are changed among the plurality of types of transistors having different characteristics from each other (e.g., having different  
10       required specifications from each other) so that the effective thicknesses of the respective gate oxide films are changed. Hence, it is not necessary to form the gate oxide films which have different breakdown voltages from each other to have different thicknesses from each other.

Further, since it is possible to set the threshold values by changing the  
15       effective thicknesses of the gate oxide films, it is not necessary to change the impurity concentrations of the channel dope layers in accordance with the characteristics of the transistors, and therefore, it is possible to fix the concentrations at such values with which a leak current (i.e., diffusion layer leak) from a diffusion layer can be suppressed as small as possible.

20       Hence, by setting the impurity concentrations of the channel dope layers at such values with which a diffusion layer leak is as small as possible while adjusting the breakdown voltage characteristics and the threshold values by means of the impurity concentrations of the gate electrodes, it is possible to satisfy the requirements regarding the breakdown voltages, to break the trade-off relationship  
25       between the threshold values and the diffusion layer leak, and hence, to eliminate

a restriction imposed on circuit designing.

Still further, in the case of forming gate oxide films having different thicknesses from each other as well, by changing the effective thicknesses of the gate oxide films, it is possible to reduce the types of the gate oxide films. This makes it possible to simplify the manufacturing steps of manufacturing the gate oxide films and to obtain gate oxide films which are excellent in reliability and controllability of controlling film thickness.

That is, in the structure shown in Fig. 16, since the thicknesses of the gate oxide films of the transistors of the high-voltage resistant portion and the peripheral circuit portion are the same with each other, there two types of the gate oxide films. Further, with respect to the steps for forming the oxide films, there are only the step for forming the oxide film 231 (See Fig. 21) and the step for forming the oxide film 251A (See Fig. 27). Since the oxide films are formed by carrying out thermal oxidation once at either steps, unlike in the conventional manufacturing method described with reference to Figs. 83 to 96, it is not necessary to form one oxide film at more than one stages and there is no concern that an impurity may be mixed in or the controllability of controlling film thickness may deteriorate.

Further, although there are a number of crystal defects in the vicinity of the interface between the gate electrodes and the gate oxide film, as nitrogen is introduced into the gate electrodes, nitrogen atoms are combined with dangling bonds, one of causes creating crystal defects, so that the crystal defects are recovered. Hence, the reliability of the gate oxide film is improved.

Moreover, since the nitrogen-introduced regions N11 and N12 are formed in the vicinity of the interface with the gate oxide film 25A within the gate electrodes 29A and 29B, and since the nitrogen-introduced region N12 is formed in the

vicinity of the interface with the inter-layer insulation film 24 within the control gate electrode 29C, it is possible to suppress punch-through of the impurity which is implanted into the gate electrodes.

While the foregoing has described the structure in which various types of transistors are formed on a single crystal substrate as the second preferred embodiment of the present invention, it is possible to achieve similar function and effect in the case where various types of transistors are formed on an SOI (silicon on insulator) substrate.

#### <Third Preferred Embodiment>

##### <3-1. Structure Of Device>

Fig. 34 shows a partial structure of a DRAM which comprises a logic circuit (hereinafter "LOGIC in DRAM") 300, as a third preferred embodiment of the present invention.

A LOGIC in DRAM is a device which executes a high performance and requires only a low cost, since a logic circuit is formed within the same chip so that the DRAM and the logic circuit, which have been heretofore formed as separate chips, are combined with each other.

In general, a LOGIC in DRAM is roughly divided into a logic portion and a DRAM portion. A requirement to the logic portion is an operation at a high speed, that is, a high driving capability and a low capacity. Meanwhile, as described earlier in relation to the first preferred embodiment, the DRAM portion includes a memory cell array portion in which a low leak current is demanded, a sense amplifier portion in which an operation at a low voltage is demanded, etc. That is, a plurality of types of transistors which have different characteristics from each other are needed within a LOGIC in DRAM which is formed as one chip.

Fig. 34 shows cross sections of N-channel MOS transistors T61 to T63 which are used for the logic portion, the sense amplifier portion and the memory cell array portion.

In Fig. 34, the N-channel MOS transistors T61 to T63 are formed within a P-type well layer 151 which is formed on the same semiconductor substrate 51 (of the P-type). The well layer 151 is element-separated by a channel cut layer 152, which is formed within the well layer 151, and a LOCOS layer 52 in such a manner that the N-channel MOS transistors T61 to T63 are formed in regions which are created by element separation.

The N-channel MOS transistor T61 of the logic portion comprises a pair of source/drain layers 156 formed within the well layer 151 independently of each other but parallel to each other and a pair of LDD layers 157 formed adjacent to edge portions facing each other of the source/drain layers 156.

A gate oxide film 53 is formed on the LDD layers 157, and a gate electrode 55A is formed on the gate oxide film 53. A side wall oxide film 56 is formed on a side surface of the gate oxide film 53 and the gate electrode 55A. Within the well layer 151 under the gate electrode 55A, a channel dope layer 155A is formed.

The N-channel MOS transistor T62 of the sense amplifier portion comprises a pair of source/drain layers 156 formed within the well layer 151 independently of each other but parallel to each other and a pair of LDD layers 157.

The gate oxide film 53 is formed on the LDD layers 157, and a gate electrode 55A is formed on the gate oxide film 53. The side wall oxide film 56 is formed on a side surface of the gate oxide film 53 and the gate electrode 55A. Within the well layer 151 under the gate electrode 55A, a channel dope layer 154 is formed.

A nitrogen-introduced region N21 is formed in the vicinity of the interface



with the gate oxide film 53 within the gate electrode 55A.

The N-channel MOS transistor T63 of the memory cell array portion comprises a pair of source/drain layers 156 formed within the well layer 151 independently of each other but parallel to each other and a pair of LDD layers 157.

The gate oxide film 53 is formed on the source/drain layers 156 and the LDD layers 157, and the gate electrode 55B is formed on the gate oxide film 53. The side wall oxide film 56 is formed on a side surface of the gate oxide film 53 and the gate electrode 55B.

A nitrogen-introduced region N22 is formed in the vicinity of the interface with the gate oxide film 53 within the gate electrode 55B.

Within the well layer 151 under the gate electrode 55B, a channel dope layer 155A is formed. The memory cell array portion has a gate array structure in which adjacent gates share one source/drain layer 156. Such structures are arranged successively.

Table 7 shows figures regarding the structures of the N-channel MOS transistors T61 to T63.

TABLE 7

	LOGIC PORTION (T61)	SENSE AMPLIFIER PORTION (T62)	MEMORY CELL ARRAY PORTION (T63)
FIELD OXIDE FILM THICKNESS	4000 Å	4000 Å	4000 Å
GATE OXIDE FILM THICKNESS	60 Å	60 Å	60 Å
GATE ELECTRODE FILM THICKNESS	2000 Å	2000 Å	2000 Å
SIDE WALL	1000 Å	1000 Å	1000 Å
WELL	B 700keV $1 \times 10^{15} / \text{cm}^2$	B 700keV $1 \times 10^{15} / \text{cm}^2$	B 700keV $1 \times 10^{15} / \text{cm}^2$
CHANNEL CUT	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$
CHANNEL DOPE	B 50keV $5 \times 10^{12} / \text{cm}^2$	B 50keV $1 \times 10^{12} / \text{cm}^2$	B 50keV $5 \times 10^{12} / \text{cm}^2$
LDD	As 30keV $1 \times 10^{13} / \text{cm}^2$	As 30keV $1 \times 10^{13} / \text{cm}^2$	As 30keV $1 \times 10^{13} / \text{cm}^2$
SOURCE/DRAIN	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$
GATE IMPLANTATION	P 30keV $5 \times 10^{15} / \text{cm}^2$	P 30keV $5 \times 10^{15} / \text{cm}^2$	P 30keV $5 \times 10^{15} / \text{cm}^2$
	N 10keV $1 \times 10^{15} / \text{cm}^2$	N 10keV $1 \times 10^{15} / \text{cm}^2$	N 10keV $5 \times 10^{15} / \text{cm}^2$
HEATING	850°C 30min		

In Table 7, impurity doses for forming the channel dope layers of the N-channel MOS transistors T61, T62 and T63 are equally  $5 \times 10^{12}/\text{cm}^2$ . Boron (B) is implanted as an impurity for either layers with the implantation energy of 10keV.

Nitrogen doses are  $1 \times 10^{15}/\text{cm}^2$ ,  $1 \times 10^{15}/\text{cm}^2$  and  $5 \times 10^{15}/\text{cm}^2$ , respectively.

5 The implantation energy is equally 10keV.

Figs. 35 and 36 show impurity profiles of the N-channel MOS transistors T61, T62 and T63 of the logic portion, the sense amplifier portion and the memory cell array portion, all of which shown in Fig. 34, taken at cross sectional portions along A-A' line, B-B' line and C-C' line, respectively.

10 In Figs. 35 and 36, a position (i.e., depth) in a cross sectional direction is shown along a horizontal axis, and a nitrogen concentration and an impurity concentration are shown along a vertical axis. There are the gate electrode (polysilicon layer), the gate oxide film ( $\text{SiO}_2$  layer) and the well layer (bulk silicon layer) in this order along the horizontal axis from the left-hand side.

15 As shown in Table 7, the nitrogen concentrations are different from each other in the gate electrodes 55A and 55B of the transistors T61 to T63, and therefore, the nitrogen concentrations are accordingly different from each other. Thus, in the transistor of the memory cell array portion which is expected to have the highest threshold value, the nitrogen concentration in the nitrogen-introduced region is the  
20 highest. That is, as shown in Fig. 35, the concentration is the highest in the transistor T63 of the memory cell array portion as indicated by C-C' line, and the concentrations in the transistor T61 of the logic portion (A-A' line) and the transistor T62 of the sense amplifier portion (B-B' line) are the same and lower than that of the transistor T63.

25 Further, nitrogen is present in each gate oxide film, and a relationship

regarding the concentrations is maintained. The profile is such that nitrogen does not almost exist in a portion in the well layer other than in the vicinity of the interface with the gate oxide film.

Moreover, as indicated by A-A' line and B-B' line in Fig. 36, the impurity concentrations within the gate electrodes are the same between the transistors T61 and T62, and therefore, the A-A' line and the B-B' line are one atop the other. The A-A' line and the B-B' line are relatively flat. The transistor T63 of the memory cell array portion has the profile indicated by C-C' line which changes abruptly.

Since the impurity doses for the channel dope layers 155A of the N-channel MOS transistors T61 and T63 are the same, the A-A' line and the C-C' line are one atop the other.

Diffusion and activation of an impurity is suppressed more in a gate electrode in which a larger amount of nitrogen is introduced, so that the impurity concentration becomes lower. Hence, in the memory cell array portion in which the impurity concentration is the lowest, the depletion layer is the largest at the gate electrode, the effective thickness of the oxide film is the thickest, and the threshold value is high.

Fig. 37 shows the actual thicknesses and the effective thicknesses of the respective gate oxide films. In Fig. 37, the N-channel MOS transistors of the logic portion, the sense amplifier portion and the memory cell array portion are shown in this order along the horizontal axis from the left-hand side. As shown in Fig. 37, although the actual thicknesses of the transistors are the same with each other, among the effective thicknesses of the transistors, the effective thickness is particularly thick in the memory cell array portion.

### <3-2. Manufacturing Method>

In the following, a description will be given on a method of manufacturing the N-channel MOS transistors T61, T62 and T63 of the logic portion, and of the sense amplifier portion and the memory cell array portion of the flash memory portion, which are shown in Fig. 34, with reference to Figs. 38 to 44.

First, at a step shown in Fig. 38, a LOCOS layer (i.e., field oxide film) 52 is formed into a thickness of 4,000 Å, for instance, by a LOCOS method, on a surface of the semiconductor substrate 51 of the P-type. Following this, boron ions, for instance, are implanted with the energy of 700 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ , thereby forming a P-type well region 151 within the semiconductor substrate 51. Although an N-type well region as well is formed in the semiconductor substrate 51 in order to form P-channel MOS transistors, this is not shown and a description will be omitted. Next, boron ions, for example, are implanted with the energy of 130 keV and at a dose of  $5 \times 10^{12}/\text{cm}^2$ , thereby forming the channel cut layer 152 within the semiconductor substrate 51. The channel cut layer 152 is formed in such a shape which together with the LOCOS layer 52 creates the element-separated regions.

Next, the channel dope layer 150 which has the lowest impurity concentration is formed within the well region 151 of the transistor T62 of the sense amplifier portion. At this stage, the channel dope layer 150 is also formed in the transistors T61 and T63 of the logic portion and the memory cell array portion. The channel dope layer 150 is formed by implanting boron ions, for instance, with the energy of 50 keV and at a dose of  $1 \times 10^{12}/\text{cm}^2$ .

Next, at a step shown in Fig. 39, a resist mask R251 is formed on the sense amplifier portion. An impurity is additionally implanted in a selective fashion into

the channel dope layer 150 of the logic portion and the memory cell array portion, thereby forming the channel dope layer 150A which has an impurity concentrations in accordance with the transistor T63 of the memory cell array portion. The channel dope layer 150A is formed by implanting boron ions, for instance, with the energy of 50 keV and at a dose of  $4 \times 10^{12}/\text{cm}^2$ .

Next, at a step shown in Fig. 40, after forming an oxide film 531 which will become the gate oxide film 53 on the main surface of the semiconductor substrate 51 by a thermal oxide method, a (non-doped) polysilicon layer 550 is formed on the oxide film 531 as a gate electrode material by a CVD method. The oxide film 531 has a thickness of about 60 Å, whereas the polysilicon layer 550 has a thickness of about 2,000 Å.

Next, at a step shown in Fig. 41, impurity ions are implanted into the polysilicon layer 550, thereby forming a doped polysilicon layer 551. The doped polysilicon layer 551 is formed by implanting phosphorus ions, for instance, with the energy of 30 keV and at a dose of  $5 \times 10^{15}/\text{cm}^2$ .

Next, at a step shown in Fig. 42, nitrogen ions are introduced into the doped polysilicon layer 551 in accordance with the N-channel MOS transistors T61 and T62 of the logic portion and the sense amplifier portion, each of which has a low impurity concentration in the gate electrode, thereby forming a nitrogen-introduced region N21. At this stage, the nitrogen-introduced region N21 is formed also in the doped polysilicon layer 551 on the memory cell array portion. The nitrogen-introduced region N21 is formed by implanting nitrogen ions with the energy of 10 keV and at a dose of  $1 \times 10^{15}/\text{cm}^2$ , for instance.

Next, at a step shown in Fig. 43, a resist mask R252 is formed on the logic portion and the sense amplifier portion. Nitrogen ions are additionally implanted

in a selective fashion into the doped polysilicon layer 551 of the memory cell array portion, thereby forming a nitrogen-introduced region N22 which has a concentration which is in accordance with the N-channel MOS transistor T63 of the memory cell array portion. The nitrogen-introduced region N22 is formed by  
 5 implanting nitrogen ions with the energy of 10 keV and at a dose of  $4 \times 10^{15}/\text{cm}^2$ , for instance.

Next, at a step shown in Fig. 44, after removing the resist mask R252, a resist mask R253 is formed on the doped polysilicon layer 551 and patterned.

Following this, after forming the LDD layers 157 by implanting ions into the  
 10 logic portion, the sense amplifier portion and the memory cell array portion, the side wall oxide film 56 of about 1,000 Å in thickness is formed on a side surface of the gate oxide film 53 and gate electrodes 55A, 55B. Using the side wall oxide film 56 as a mask, by ion implantation, the source/drain layers 156 are formed. In this manner, the structure of the LOGIC in DRAM 300 which is shown in Fig. 34  
 15 is obtained.

Now, the LDD layers 157 are obtained by implanting arsenic (As) ions, for instance, with the energy of 30 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ . Meanwhile, the source/drain layers 156 are obtained by injecting arsenic ions, for instance, with the energy of 50 keV and at a dose of  $5 \times 10^{15}/\text{cm}^2$  and thereafter annealing at 850 °C  
 20 for 30 minutes.

Although this is followed by formation of a capacitor, an inter-layer insulation film, a wiring layer and the like to form the LOGIC in DRAM, this will not be described nor is shown in the drawings.

### <3-3. Characteristic Function And Effect>

25 As described above, the LOGIC in DRAM 300 according to the third

preferred embodiment of the present invention has such a structure in which the impurity concentrations of the gate electrodes and the nitrogen concentrations of the channel dope layers are changed among the plurality of types of transistors having different characteristics from each other (e.g., having different required specifications from each other) so that the effective thicknesses of the respective gate oxide films are changed and the threshold values are set.

That is, as shown in Fig. 35, in the memory cell array portion where the nitrogen concentration in the gate electrode is high, diffusion and activation of the impurity is suppressed, a depletion layer is created in a large area within the gate electrode, so that the oxide film thickness becomes effectively thick and the threshold value is high.

Further, as shown in Fig. 36, in the sense amplifier portion, by ensuring a lower impurity concentration in the channel dope layer, it is possible to suppress a leak current (i.e., diffusion layer leak) from a diffusion layer as small as possible.

Thus, by setting the impurity concentrations of the channel dope layers at such values with which a diffusion layer leak is as small as possible while setting the threshold values by means of the nitrogen concentrations of the gate electrodes, it is possible to break the trade-off relationship between the threshold values and the diffusion layer leak and hence to eliminate a restriction imposed on circuit designing.

Further, although there are a number of crystal defects in the vicinity of the interface between the gate electrodes and the gate oxide film, as nitrogen is introduced into the gate electrodes, nitrogen atoms are combined with dangling bonds, one of causes creating crystal defects, so that the crystal defects are recovered. Hence, the reliability of the gate oxide film is improved.



Moreover, since the nitrogen-introduced regions N21 and N22 are formed in the vicinity of the interface with the gate oxide film 53 within the gate electrodes 55A and 55B, it is possible to suppress punch-through of the impurity which is implanted into the gate electrodes.

While the foregoing has described the structure in which various types of transistors are formed on a single crystal substrate as the third preferred embodiment of the present invention, it is possible to achieve similar function and effect in the case where various types of transistors are formed on an SOI (silicon on insulator) substrate.

#### <Fourth Preferred Embodiment>

##### <4-1. Structure Of Device>

Fig. 45 shows a partial structure of a flash memory which comprises a logic circuit (hereinafter "LOGIC in FLASH") 400, as a fourth preferred embodiment of the present invention.

In general, a LOGIC in FLASH is roughly divided into a logic portion and a flash memory portion. A requirement to the logic portion is an operation at a high speed, that is, a high driving capability and a low capacity.

Meanwhile, the flash memory portion includes a high-voltage resistant portion in which a high voltage is applied, a cell array portion in which a tunnel oxide film needs to be highly reliable, and the like. That is, a plurality of types of transistors which have different characteristics from each other are needed within a LOGIC in FLASH which is formed as one chip.

Fig. 45 shows cross sections of N-channel MOS transistors T71 to T73 which are used for the logic portion, the high-voltage resistant portion and the memory cell array portion.

In Fig. 45, the N-channel MOS transistors T71 to T73 are formed within a P-type well layer 171 which is formed on the same semiconductor substrate 71 (of the P-type). The well layer 171 is element-separated by a channel cut layer 171 which is formed within the well layer 171 and a LOCOS layer 72 in such a manner that the N-channel MOS transistors T71 to T73 are formed in regions which are created by element separation.

The N-channel MOS transistor T71 of the logic portion comprises a pair of source/drain layers 176 formed within the well layer 171 independently of each other but parallel to each other and a pair of LDD layers 177 formed adjacent to edge portions facing each other of the source/drain layers 176.

A gate oxide film 76 is formed on the LDD layers 177, and a gate electrode 79A is formed on the gate oxide film 76. A side wall oxide film 80 is formed on a side surface of the gate oxide film 76 and the gate electrode 79A. Within the well layer 171 under the gate electrode 79A, a channel dope layer 173 is formed.

A nitrogen-introduced region N31 is formed in the vicinity of the interface with the gate oxide film 53 within the gate electrode 79A.

The N-channel MOS transistor T72 of the high-voltage resistant portion of the flash memory portion comprises a pair of source/drain layers 176 formed within the well layer 171 independently of each other but parallel to each other and a pair of LDD layers 177.

A gate oxide film 76 is formed on the LDD layers 177, and a gate electrode 79B is formed on the gate oxide film 76. The side wall oxide film 80 is formed on a side surface of the gate oxide film 76 and the gate electrode 79B. Within the well layer 171 under the gate electrode 79B, a channel dope layer 173 is formed.

A nitrogen-introduced region N32 is formed in the vicinity of the interface

with the gate oxide film 53 within the gate electrode 79B.

The N-channel MOS transistor T73 of the memory cell array portion of the flash memory portion comprises a pair of source/drain layers 176 formed within the well layer 171 independently of each other but parallel to each other. A tunnel oxide film 73 is formed on edge portions of the source/drain layers 176. A floating gate electrode 77, an inter-layer insulation film 74 and a control gate electrode 79C are formed in this order on the tunnel oxide film 73. Since the control gate electrode 79C has the same structure as gate electrodes, control gate electrode 79C will be treated as a gate electrode in the following.

In the control gate electrode 79C, the nitrogen-introduced region N31 is formed in the vicinity of the interface with the inter-layer insulation film 74.

The side wall oxide film 80 is formed on a side surface of the tunnel oxide film 73, the floating gate electrode 77, the inter-layer insulation film 74 and the control gate electrode 79C.

Within the well layer 171 under the floating electrode 77, a channel dope layer 173 is formed. The memory cell array portion has a gate array structure in which adjacent gates share one source/drain layer 176. Such structures are arranged successively.

Table 8 shows figures regarding the structures of the N-channel MOS transistors T71 to T73.

TABLE 8

	LOGIC PORTION (T71)	HIGH-VOLTAGE RESISTANT PORTION (T72)	MEMORY CELL ARRAY PORTION (T73)
FIELD OXIDE FILM THICKNESS	4000 Å	4000 Å	4000 Å
GATE OXIDE FILM THICKNESS	50 Å	50 Å	100 Å
FLOATING GATE ELECTRODE FILM THICKNESS	---	---	1000 Å
FLOATING GATE IMPURITY CONCENTRATION	---	---	$1 \times 10^{20} / \text{cm}^3$
INTER-LAYER INSULATION FILM THICKNESS	---	---	TEOS/Si <sub>3</sub> N <sub>4</sub> /TEOS=100/100/100 Å
CONTROL GATE ELECTRODE FILM THICKNESS	2000 Å	2000 Å	2000 Å
SIDE WALL	1000 Å	1000 Å	1000 Å
WELL	B 700keV $1 \times 10^{13} / \text{cm}^2$	B 700keV $1 \times 10^{13} / \text{cm}^2$	B 700keV $1 \times 10^{13} / \text{cm}^2$
CHANNEL CUT	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$	B 130keV $5 \times 10^{12} / \text{cm}^2$
CHANNEL DOPE	B 50keV $5 \times 10^{12} / \text{cm}^2$	B 50keV $5 \times 10^{12} / \text{cm}^2$	B 50keV $5 \times 10^{12} / \text{cm}^2$
LDD	As 30keV $1 \times 10^{13} / \text{cm}^2$	As 30keV $1 \times 10^{13} / \text{cm}^2$	---
SOURCE/DRAIN	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$	As 50keV $5 \times 10^{15} / \text{cm}^2$
GATE IMPLANTATION	P 30keV $5 \times 10^{15} / \text{cm}^2$	P 30keV $5 \times 10^{15} / \text{cm}^2$	P 30keV $5 \times 10^{15} / \text{cm}^2$
	N 10keV $1 \times 10^{15} / \text{cm}^2$	N 10keV $1 \times 10^{16} / \text{cm}^2$	N 10keV $1 \times 10^{15} / \text{cm}^2$
HEATING	850°C 30min		

In Table 8, the thicknesses of the gate oxide films of the N-channel MOS transistors T71, T72 and T73 are 50 Å, 50 Å and 100 Å, respectively.

Moreover, impurity doses for forming the channel dope layers of the N-channel MOS transistors T71 to T73 are equally  $5 \times 10^{12}/\text{cm}^2$ . Boron (B) is implanted as an impurity for either layers with the implantation energy of 50KeV.

Further, impurity doses for forming the gate electrodes of the N-channel MOS transistors T71 to T73 are equally  $5 \times 10^{15}/\text{cm}^2$ . Phosphorus (P) is implanted as an impurity for either layers with the implantation energy of equally 30KeV.

Still further, nitrogen doses are  $1 \times 10^{15}/\text{cm}^2$ ,  $1 \times 10^{16}/\text{cm}^2$  and  $1 \times 10^{15}/\text{cm}^2$ , respectively. The implantation energy is equally 10keV.

Figs. 46 and 47 show nitrogen profiles and impurity profiles of the N-channel MOS transistors T71, T72 and T73 forming the logic portion, the high-voltage resistant portion and the memory cell array portion, all of which shown in Fig. 45, taken at cross sectional portions along A-A' line, B-B' line and C-C' line, respectively.

In Figs. 46 and 47, a position (i.e., depth) in a cross sectional direction is shown along a horizontal axis, and a nitrogen concentration and an impurity concentration are shown along a vertical axis. The order in which the structure of the N-channel MOS transistor T73 of the memory cell array portion is fabricated is illustrated in upper portions of Figs. 46 and 47. The upper portions of Figs. 46 and 47 show the control gate electrode (polysilicon layer), the inter-layer insulation film (ONO film), the floating gate electrode (polysilicon layer), the tunnel oxide film ( $\text{SiO}_2$  layer) and the well layer (bulk silicon layer) in this order from the left-hand side.

Further, Figs. 46 and 47 show the gate electrode (polysilicon layer), the gate

oxide film ( $\text{SiO}_2$  layer) and the well layer (bulk silicon layer) in this order along the horizontal axis.

As shown in Table 8, the nitrogen dose is the highest for the gate electrode 79B of the N-channel MOS transistor T72 of the high-voltage resistant portion which is expected to have the highest threshold value, while the nitrogen doses are the same for the gate electrode 29A of the N-channel MOS transistor T71 of the logic portion and the control gate electrode 79C of the N-channel MOS transistor T73 of the memory cell array portion.

As a result, as indicated at the B-B' line in Fig. 46, the transistor T72 of the high-voltage resistant portion has the highest nitrogen concentration, and the nitrogen concentrations of the transistor T71 of the logic portion (A-A' line) and the transistor T73 of the memory cell array portion (C-C' line) are the same and lower than that of the transistor T71.

Further, nitrogen is present in the gate oxide film and the inter-layer insulation film, and a relationship regarding the concentrations is maintained. The profile is such that nitrogen does not almost exist in a portion in the well layer other than in the vicinity of the interface with the gate oxide film.

Moreover, as shown in Fig. 47, with respect to the impurity profiles of the gate electrodes, the transistor T72 of the high-voltage resistant portion has the profile which changes most abruptly as indicated at the B-B' line, and the transistor T71 of the logic portion and the transistor T73 of the memory cell array portion have profiles which change moderately as indicated at the A-A' line and the C-C' line, respectively. This is because diffusion and activation of an impurity is suppressed more in a gate electrode in which a larger amount of nitrogen is introduced.

Hence, in the transistor T72 of the high-voltage resistant portion, the depletion layer is the largest so that the effective thickness of the oxide film is the thickest and the high-voltage resistant portion can withstand a high voltage.

Fig. 48 shows actual thicknesses and effective thicknesses of the respective gate oxide films. Fig. 48 shows the N-channel MOS transistors of the logic portion, the high-voltage resistant portion and the memory cell array portion in this order from the left-hand side along the horizontal axis. In the memory cell array portion, the tunnel gate oxide film is treated as a gate oxide film. As clearly shown in Fig. 48, among the effective thicknesses of the respective gate oxide films, the effective thickness is particularly thick in the high-voltage resistant portion.

Further, as shown in Fig. 47, in any one of the transistors of the logic portion (A-A' line), the high-voltage resistant portion (B-B' line) and the memory cell array portion (C-C' line), the impurity concentration of the channel dope layer stays the same.

Since the floating gate electrode of the N-channel MOS transistor T73 of the memory cell array portion is formed by a CVD method, the impurity concentration remains constant.

#### <4-2. Manufacturing Method>

In the following, a description will be given on a method of manufacturing the N-channel MOS transistors T71, T72 and T73 of the logic portion, and of the high-voltage resistant portion and the memory cell array portion of the flash memory portion, all of which shown in Fig. 45, with reference to Figs. 49 to 62.

First, at a step shown in Fig. 49, a LOCOS layer (i.e., field oxide film) 72 is formed into a thickness of 4,000 Å, for instance, by a LOCOS method on a surface of the semiconductor substrate 71 of the P-type. Following this, boron ions, for

instance, are implanted with the energy of 700 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ , thereby forming a P-type well region 171 within the semiconductor substrate 71. Although an N-type well region as well is formed in the semiconductor substrate 71 in order to form P-channel MOS transistors, this is not shown and a description will be omitted. Next, boron ions, for example, are implanted with the energy of 130 keV and at a dose of  $5 \times 10^{12}/\text{cm}^2$ , thereby forming the channel cut layer 172 within the semiconductor substrate 71. The channel cut layer 172 is formed in such a shape which together with the LOCOS layer 72 creates the element-separated regions.

Next, at a predetermined position in the high-voltage resistant portion, the peripheral circuit portion and the memory cell array portion within the well region 171, a channel dope layer 170. The channel dope layer 170 is formed by implanting boron ions, for instance, with the energy of 50 keV and at a dose of  $5 \times 10^{12}/\text{cm}^2$ .

Next, at a step shown in Fig. 50, after forming an oxide film 731 which will become the tunnel oxide film 73 on a main surface of the semiconductor substrate 71 by a thermal oxide method, a doped polysilicon layer 771, for instance, is formed as a gate electrode material on the oxide film 731 by a CVD method. The oxide film 731 has a thickness of about 100 Å, whereas the doped polysilicon layer 771 has a thickness of about 1,000 Å. Phosphorus (P) is used as an impurity. The concentration of the impurity is about  $1 \times 10^{20}/\text{cm}^3$ .

Next, at a step shown in Fig. 51, a resist mask R271 is formed selectively on the doped polysilicon layer 771 within the memory cell array portion. In this case, the resist mask R271 is formed along the gate-width direction of the memory cell array portion. A portion of the doped polysilicon layer 771 which is not covered



with the resist mask R271 is removed by anisotropic etching. Fig. 52 shows this condition.

Fig. 52 is a plan view viewing Fig. 51 from the upper surface side (i.e., the side on which the resist mask R271 is formed). Within the memory cell array portion, the resist mask R271 is formed as rectangle islands which are arranged regularly. The resist mask R271 is formed to cover an active layer AL which has a configuration like a rectangle island and an LOCOS layer LL around the same. Within the high-voltage resistant portion and the logic portion, since the resist mask is not formed, the active layer AL is exposed.

Although Fig. 52 partially omits the resist mask R271 so that the active layer AL and the LOCOS layer LL are visible, this is only for the clarity of illustration of the structure below the resist mask R271 and merely for the convenience of illustration.

Next, after removing the resist mask R271, at a step shown in Fig. 53, an insulation film 741, which will become the inter-layer insulation film 74 which insulates the floating gate from the control gate, is formed on the doped polysilicon layer 771 by a CVD method. This film has a structure in which a TEOS (tetraethyl orthosilicate) film, a nitride film ( $\text{Si}_3\text{N}_4$ ) film, a TEOS film each having a thickness of 100 Å are stacked in this order. The insulation film 741 is formed on the high-voltage resistant portion and the logic portion as well.

Next, at a step shown in Fig. 54, a resist mask R272 is formed on the insulation film 741 of the memory cell array portion, and the insulation film 741 in all other regions is removed. In this case, in the other regions, the oxide film 731 is removed as well. Fig. 55 shows this condition.

Fig. 55 is a plan view viewing Fig. 54 from the upper surface side (i.e., the

side on which the resist mask R272 is formed). The resist mask R272 is formed to entirely cover the memory cell array portion. However, within the high-voltage resistant portion and the logic portion, since the resist mask R272 is not formed, the active layer AL is exposed.

5       Next, after removing the resist mask R272, at a step shown in Fig. 56, an oxide film 761 which will become the gate oxide film 76 is formed entirely on the main surface of the semiconductor substrate 71 by a thermal oxide method. At this stage, since the insulation film 741 on the memory cell array portion includes the nitride film, the insulation film 741 is not oxidized and the thickness of the  
10   insulation film 741 is maintained. The thickness of the oxide film 761 is about 50 Å.

Next, at a step shown in Fig. 57, a (non-doped) polysilicon layer 790 is formed entirely on a main surface of the semiconductor substrate 71 as a gate electrode material by a CVD method. The polysilicon layer 790 has a thickness of  
15   about 2,000 Å.

Next, at a step shown in Fig. 58, impurity ions are implanted into the polysilicon layer 790, thereby forming a doped polysilicon layer 791. At this stage, the doped polysilicon layer 791 is formed by implanting phosphorus ions, for instance, with the energy of 30 keV and at a dose of  $5 \times 10^{15}/\text{cm}^2$ .

20       Next, at a step shown in Fig. 59, nitrogen ions are introduced into the doped polysilicon layer 791 in accordance with the N-channel MOS transistors T71 and T73 of the logic portion and the memory cell array portion, each of which has a low impurity concentration in the gate electrode, thereby forming a nitrogen-introduced region N31. At this stage, the nitrogen-introduced region N31 is  
25   formed also in the doped polysilicon layer 791 on the high-voltage resistant

portion. The nitrogen-introduced region N31 is formed by implanting nitrogen ions with the energy of 10 keV and at a dose of  $1 \times 10^{15}/\text{cm}^2$ , for instance.

Next, at a step shown in Fig. 60, a resist mask R275 is formed on the logic portion and the memory cell array portion. Nitrogen ions are additionally implanted in a selective fashion into the doped polysilicon layer 791 of the high-voltage resistant portion, thereby forming a nitrogen-introduced region N32 which has a concentration which is in accordance with the N-channel MOS transistor T72 of the high-voltage resistant portion. The nitrogen-introduced region N32 is formed by implanting nitrogen ions with the energy of 10 keV and at a dose of  $9 \times 10^{15}/\text{cm}^2$ , for instance.

Next, after removing the resist mask R275, at a step shown in Fig. 61, a resist mask R276 is formed on the doped polysilicon layer 791 and patterned. Fig. 62 shows this condition.

Fig. 62 is a plan view viewing Fig. 61 from the upper surface side (i.e., the side on which the resist mask R276 is formed). The resist mask R276 is formed to be perpendicular to the active layer AL which has a rectangular configuration.

As a result of patterning, the gate oxide film 76 and gate electrode 79A are formed within the logic portion, the gate oxide film 76 and gate electrode 79B are formed within the high-voltage resistant portion, and the tunnel oxide film 73, the floating gate electrode 77, the inter-layer insulation film 74 and the control gate electrode 79C are formed within the memory cell array portion.

Following this, after forming the LDD layers 177 by implanting ions into the logic portion and the high-voltage resistant portion, the side wall oxide film 80 of about 1,000 Å in thickness is formed on a side surface of the gate oxide film 76 and gate electrode 79A, on a side surface of the gate oxide film 76 and gate electrode

79B, and on a side surface of the tunnel oxide film 73, the floating gate electrode 77, the inter-layer insulation film 74 and the control gate electrode 79C. Using the side wall oxide film 80 as a mask, by ion implantation, the source/drain layers 176 are formed. In this manner, the structure of the flash memory which is shown in Fig. 45 is obtained.

Now, the LDD layers 177 are obtained by implanting arsenic ions, for instance, with the energy of 30 keV and at a dose of  $1 \times 10^{13}/\text{cm}^2$ . Meanwhile, the source/drain layers 176 are obtained by injecting arsenic ions, for instance, with the energy of 50 keV and at a dose of  $5 \times 10^{15}/\text{cm}^2$  and thereafter annealing at 850 °C for 30 minutes.

Although this is followed by formation of a capacitor, an inter-layer insulation film, a wiring layer and the like to form the LOGIC in FLASH, this will not be described nor is shown in the drawings.

#### <4-3. Characteristic Function And Effect>

As described above, the LOGIC in FLASH 400 according to the fourth preferred embodiment of the present invention has such a structure in which the nitrogen concentrations of the gate electrodes are changed among the plurality of types of transistors having different characteristics from each other (e.g., having different required specifications from each other) so that the effective thicknesses of the respective gate oxide films are changed and hence the threshold values are set.

That is, as shown in Fig. 46, in the high-voltage resistant portion where the nitrogen concentration in the gate electrode is the highest, diffusion and activation of the impurity is suppressed, a depletion layer is created in a large area within the gate electrode, so that the oxide film thickness becomes effectively thick and the

threshold value is high.

Further, since it is possible to set the threshold values by changing the effective thicknesses of the gate oxide films, it is not necessary to change the impurity concentrations of the channel dope layers in accordance with the characteristics of the transistors, and therefore, it is possible to fix the concentrations at such values with which a leak current (i.e., diffusion layer leak) from a diffusion layer can be suppressed as small as possible.

Hence, by setting the impurity concentrations of the channel dope layers at such values with which a diffusion layer leak is as small as possible while adjusting the breakdown voltage characteristics and the threshold values by means of the nitrogen concentrations of the gate electrodes, it is possible to satisfy the requirements regarding the breakdown voltages, to break the trade-off relationship between the threshold values and the diffusion layer leak, and hence, to eliminate a restriction imposed on circuit designing.

Still further, in the case of forming gate oxide films having different thicknesses from each other as well, by changing the effective thicknesses of the gate oxide films, it is possible to reduce the types of the gate oxide films. This makes it possible to simplify the manufacturing steps of manufacturing the gate oxide films and to obtain gate oxide films which are excellent in reliability and controllability of controlling film thickness.

That is, in the structure shown in Fig. 45, since the thicknesses of the gate oxide films of the transistors of the logic portion and the high-voltage resistant portion are the same with each other, there two types of the gate oxide films. Further, with respect to the steps for forming the oxide films, there are only the step for forming the oxide film 731 (See Fig. 50) and the step for forming the oxide

film 761 (See Fig. 56). Since the oxide films are formed by carrying out thermal oxidation once at either steps, unlike in the conventional manufacturing method described with reference to Figs. 114 to 127, it is not necessary to form one oxide film at more than one stages and there is no concern that an impurity may be mixed in or the controllability of controlling film thickness may deteriorate.

Further, although there are a number of crystal defects in the vicinity of the interface between the gate electrodes and the gate oxide film, as nitrogen is introduced into the gate electrodes, nitrogen atoms are combined with dangling bonds, one of causes creating crystal defects, so that the crystal defects are recovered. Hence, the reliability of the gate oxide film is improved.

Moreover, since the nitrogen-introduced regions N31 and N32 are formed in the vicinity of the interface with the gate oxide film 76 within the gate electrodes 79A and 79B, and since the nitrogen-introduced region N32 is formed in the vicinity of the interface with the inter-layer insulation film 24 within the control gate electrode 79C, it is possible to suppress punch-through of the impurity which is implanted into the gate electrodes.

While the foregoing has described the structure in which various types of transistors are formed on a single crystal substrate as the fourth preferred embodiment of the present invention, it is possible to achieve similar function and effect in the case where various types of transistors are formed on an SOI (silicon on insulator) substrate.

#### <Examples of Other Applications Of The Invention>

While the foregoing has described the first to the fourth preferred embodiments of the present invention in relation to examples of a DRAM, a flash memory, a LOGIC in DRAM, and a LOGIC in FLASH, applications of the

technical idea of the present invention are not limited to these semiconductor devices. In short, since it is possible to change the effective thicknesses of the gate oxide films to optionally set the threshold values by adjusting the nitrogen concentrations of the impurity layers within the control electrodes and therefore by optionally setting the thicknesses of the depletion layers within the control electrodes, when the present invention is applied to a case where the thicknesses of the gate oxide films are common but the effective thicknesses of the gate oxide films need to be changed in the transistors in the respective portions which are formed on the single common substrate or to a case where the concentrations in the channel dope layers need to be the same with each other but the thicknesses of the gate oxide films may be different from each other, it is possible to achieve a desired effect.

Further, although the first to the fourth preferred embodiments are related to an example in which transistors having different characteristics from each other are used in the three portions which are formed on the single common substrate, this does not mean that only one type of transistors can be used in each one of the three portions. For instance, in the case of a LOGIC in DRAM, two or more types of transistors may be used in the logic portion and two or more types of transistors may be used in the sense amplifier portion as well. Alternatively, it is allowable to use two types of transistors in the logic portion while using one type of transistors in the memory cell array portion.

In addition, the present invention is effective even to a semiconductor device in which device structures cannot be clearly distinguished from each other, such as a logic portion, a high-voltage resistant portion, a sense amplifier portion and a memory cell array portion, if a structure of the semiconductor device requires a

plurality of types of transistors which have different characteristics from each other.

Further, the types of transistors do not have to be three types. The structure may use transistors of three or more types of characteristics, or transistors of two types of characteristics.

5 In such various structures as well, by adjusting the nitrogen concentrations of the impurity layers within the control electrodes and by appropriately selecting the thicknesses of the gate oxide films and the concentrations in the channel dope layers, it is possible to achieve a desired effect.

10 Still further, even in the case of a semiconductor device which includes only one type of transistors, the present invention is effective to a case where threshold values are to be set optionally by changing the effective thicknesses of the gate oxide films.

#### <Fifth Preferred Embodiment>

15 While the foregoing has described the first to the fourth preferred embodiments of the present invention in relation to examples where in the sense amplifier portion, the peripheral circuit portion, the memory cell array portion and the high-voltage resistant portion of a DRAM, a flash memory, a LOGIC in DRAM, and a LOGIC in FLASH, nitrogen is introduced into the gate electrodes of the MOS transistors which form those portions, use of the depletion layers which  
20 are created as a result of introduction of nitrogen into the gate electrodes is not limited in the portions described above.

In other words, the present invention is effective to a semiconductor device in which a plurality of types of transistors need to be formed within one chip. In the following, a fifth preferred embodiment of the present invention will be  
25 described.



Fig. 63 shows a regular a stepdown circuit. The stepdown circuit is a circuit for stepping down a 5V-signal to 3.3V and outputting a resultant signal, and comprises a PMOS transistor Q1 and an NMOS transistor Q2 which are connected in series between a power source potential Vcc and a ground potential GND, diodes D1 and D2 which are connected in series between the power source potential Vcc and the ground potential GND, and an input pad ND which is connected to a connection point ND1 between the diodes D1 and D2. A cathode of the diode D1 is connected to the power source potential Vcc, an anode of the diode D1 is connected to a cathode of the diode D2, and an anode of the diode D2 is connected to the ground potential GND. The connection point ND1 is connected to a connection point ND2 which is connected in common to gate electrodes of the PMOS transistor Q1 and the NMOS transistor Q2, while an connection point ND3 between the PMOS transistor Q1 and the NMOS transistor Q2 is connected to a circuit system (hereinafter "3.3V-system circuit") LC.

In the stepdown circuit having such a structure, to the gate electrodes of the PMOS transistor Q1 and the NMOS transistor Q2, the 5V-signal from the input pad ND is supplied (hereinafter "5V-system circuit HC"). On the other hand, to gate electrodes of MOS transistors which form the 3.3V-system circuit LC, 3.3V which is an output from the 5V-system circuit HC is supplied.

In this manner, in the circuit systems in which different voltages are applied to the gate electrodes, the thicknesses of the gate oxide films of the MOS transistors which form the circuit systems have to be different from each other. This is because if the thicknesses of the gate oxide films of the MOS transistors of the 5V-system circuit HC are made the same as those of the gate oxide films of the MOS transistors of the 3.3V-system circuit LC, a problem regarding an insulating

capability is created. Conversely, if the thicknesses of the gate oxide films of the MOS transistors of the 3.3V-system circuit LC are made the same as those of the gate oxide films of the MOS transistors of the 5V-system circuit HC, operation speeds of the MOS transistors of the 3.3V-system circuit LC become slow, and therefore, a problem in terms of an operation characteristic is created.

To deal with this, MOS transistors in which gate oxide films having different thicknesses from each other are customarily used. This requires a step for forming the gate oxide films which have different thicknesses from each other, which makes manufacturing steps complex.

However, according to the present invention, it is not necessary to change the thicknesses of the gate oxide films between the 5V-system circuit HC and the 3.3V-system circuit LC, and therefore, the manufacturing steps are simplified.

#### <5-1. Structure Of Device>

Fig. 64 shows a manufacturing step for manufacturing a high-voltage circuit portion HP, which is formed by a MOS transistor H1 in which a relatively high voltage is applied to a gate electrode, and for manufacturing a low voltage circuit portion LP, which is formed by a MOS transistor L1 in which a relatively low voltage is applied to a gate electrode, as the fifth preferred embodiment of the present invention.

In Fig. 64, MOS transistors H1 and L1 are formed within a well layer 1002 which is formed on the same semiconductor substrate 1001. The well layer 1002 is element-separated by a channel cut layer 1003 which is formed within the well layer 1002 and a LOCOS layer 1004. A channel dope layer 1005 is formed in regions which are element-separated by the channel cut layer 1003 and the LOCOS layer 1004.

An oxide film 1006 is formed on a main surface of the semiconductor substrate 1001, and a polysilicon layer 1007 is formed on the oxide film 1006. An impurity is introduced into the polysilicon layer 1007 by ion implantation. With respect to the type of the impurity, when the MOS transistors are to be of the N-channel type, phosphorus (P) ions, for instance, are implanted with the energy of 30 keV and at a dose of  $5 \times 10^{15}/\text{cm}^2$ . On the other hand, when the MOS transistors are to be of the P-channel type, boron (B) ions, for instance, are implanted with the energy of 10 keV and at a dose of  $5 \times 10^{15}/\text{cm}^2$ . The thickness of the oxide film 1006 is an appropriate thickness which is suitable to a voltage which is applied to a gate electrode of the MOS transistor L1.

A nitrogen-introduced region N40 is formed in the vicinity of the oxide film 1006, within the polysilicon layer 1007 of the high-voltage circuit portion HP.

Fig. 65 is a partial perspective view showing the low voltage circuit portion LP. In Fig. 65, a cross sectional taken along D-D' line corresponds to the low voltage circuit portion LP which is shown in Fig. 65. Within the well layer 1002 which is located externally to the both sides of the polysilicon layer 1007, a source/drain region will be formed at a later time.

Nitrogen ions are implanted with the energy of 10 keV and at a dose of  $1 \times 10^{16}/\text{cm}^2$ , to form the nitrogen-introduced region N40. At this stage, a resist mask is formed on the polysilicon layer 1007 of the low voltage circuit portion LP, so that nitrogen will not be implanted.

Thus, since the nitrogen-introduced region N40 is formed in the vicinity of the oxide film 1006 within the polysilicon layer 1007 of the high-voltage circuit portion HP, diffusion of the impurity in the vicinity of the oxide film 1006 is suppressed, so that the impurity concentration becomes low in the vicinity of the

oxide film 1006. Therefore, when the MOS transistor H1 operates, a depletion layer is created within the gate electrode, the oxide film becomes effectively thick, and the threshold value becomes high. Hence, even when the thickness of the oxide film 1006 is not appropriate to a voltage which is supplied to the gate electrode of the MOS transistor H1, an electric field upon the oxide film 1006 is small. This prevents dielectric breakdown of the oxide film 1006, and improves the reliability of the MOS transistor H1.

On the other hand, since the nitrogen ions are not implanted into the polysilicon layer 1007 of the MOS transistor L1, when the MOS transistor L1 operates, a depletion layer is not formed within the gate electrode, and hence, the oxide film does not become effectively thick.

#### <5-2. Characteristic Function And Effect>

As described above, even when there are the high-voltage circuit portion HP which is formed by the MOS transistor H1 in which a relatively high voltage is applied to the gate electrode and the low voltage circuit portion LP which is formed by the MOS transistor L1 in which a relatively low voltage is applied to the gate electrode, it is only necessary to form the oxide films in such a manner that the oxide films are appropriate to the MOS transistor L1. This simplifies the manufacturing steps than where it is necessary to form the oxide films separately.

Further, a nitrogen-introduced region is not formed within the polysilicon layer 1007 on the MOS transistor H1 in the low voltage circuit portion LP, a depletion layer is not formed and the thickness of the oxide film 1006 is the same as the effective thickness. In addition, since the thickness of the oxide film 1006 is set thin in accordance with the MOS transistor L1, when a gate voltage is applied, the number of carriers which are created within the well layer 1002 is

increased, the source/drain current increases, and the operation speed becomes faster, thus obtaining a MOS transistor which has excellent operation characteristics.

While the foregoing has described an example where nitrogen ions are not implanted into the polysilicon layer 1007 on the MOS transistor H1, nitrogen ions may not be implanted into the polysilicon layer 1007 on the MOS transistor H1.

More specifically, as shown in Fig. 66, with respect to impurity implantation into the polysilicon layer 1007, the impurity is implanted into the polysilicon layer 1007 of the high-voltage circuit portion HP and the low voltage circuit portion LP at a relatively low dose,  $5 \times 10^{14}/\text{cm}^2$ , for example. With respect to the type of the impurity, when the MOS transistors need to be the N-channel type, phosphorus (P) ions, for instance, are implanted with the energy of 30 keV. On the other hand, when the MOS transistors need to be the P-channel type, boron (B), for instance, are implanted with the energy of 10 keV.

Next, as shown in Fig. 67, a resist mask R10 is formed so as to cover the polysilicon layer 1007 of the high voltage circuit portion HP from above. If impurity ions are implanted, the impurity is additionally implanted into the polysilicon layer 1007 of the low-voltage circuit portion LP. A dose is about  $5 \times 10^{15}/\text{cm}^2$ .

Following this, nitrogen ions are implanted with the energy of 10 keV and at a dose of  $1 \times 10^{15}/\text{cm}^2$ , thereby forming the nitrogen-introduced region N40.

In such a structure, within the polysilicon layer 1007 of the high voltage circuit portion HP, since the impurity concentration is low, a depletion layer is created in a large area and the effective thickness of the oxide film 1006 becomes thick. On the other hand, in the polysilicon layer 1007 of the low-voltage circuit portion LP, since the impurity concentration is high, the nitrogen-introduced region

N40 as well suppresses creation of a depletion layer during a device operation. Since nitrogen is introduced into the polysilicon layer 1007 of the low-voltage circuit portion LP, diffusion of the impurity toward the high voltage circuit portion HP is prevented. An impurity may not be introduced into the polysilicon layer 1007 of the high voltage circuit portion HP at all.

### <5-3. First Modification>

Although the foregoing has described the fifth preferred embodiment of the present invention in relation to an example where the polysilicon layer 1007 of one layer is formed on the MOS transistor H1 of the low-voltage circuit portion LP and the high-voltage circuit portion HP and nitrogen ions are implanted into the polysilicon layer 1007, the polysilicon layer may have a dual-layer structure as described below.

Fig. 68 shows a principal portion of the high-voltage circuit portion HP. In Fig. 68, a non-doped polysilicon layer 1020 and a doped polysilicon layer 1021 are formed in this order on the oxide film 1006.

In this condition, when nitrogen ions are implanted from above into the doped polysilicon layer 1021 which is not coated with the resist mask R14, a nitrogen-introduced region (not shown) is formed within the non-doped polysilicon layer 1020 of the high voltage circuit portion HP.

As a result, the impurity does not diffuse into the non-doped polysilicon layer 1020 from the doped polysilicon layer 1021, and therefore, when the MOS transistor H1 of the high voltage circuit portion HP operates, a depletion layer is created within the non-doped polysilicon layer 1020, the oxide film 1006 becomes effectively thick, and a threshold value becomes high. Hence, even when the thickness of the oxide film 1006 is not appropriate to a voltage which is supplied

to the gate electrode of the MOS transistor H1, an electric field upon the oxide film 1006 is small. This prevents dielectric breakdown of the oxide film 1006, and improves the reliability of the MOS transistor H1.

The nitrogen ions are implanted with the energy of 10 keV and at a dose of  $1 \times 10^{15}/\text{cm}^2$ .

#### <5-4. Second Modification>

Although the foregoing has described the fifth preferred embodiment of the present invention in relation to an example where impurity ions are implanted into the entire region (including the region on the LOCOS layer 1004) of the polysilicon layer 1007 on the active region on the MOS transistor H1 of the high-voltage circuit portion HP, nitrogen ions may be implemented locally into only an edge portion of the polysilicon layer 1007 as described below.

Fig. 69 shows a principal portion of the high-voltage circuit portion HP. Fig. 69 omits the channel cut layer 1003 and the channel dope layer 1005.

In Fig. 69, a resist mask R12 is formed in such a manner that there is an opening portion on the polysilicon layer 1007 at the central portion of the active region AL which is surrounded from the both sides of the LOCOS layer 1004.

In this condition, when nitrogen ions are implanted into the polysilicon layer 1007 which is not covered with the resist mask R12 from above, the nitrogen ions are introduced into the polysilicon layer 1007 at the edge portion of the active region AL, whereby the nitrogen-introduced region N40 is formed.

The nitrogen ions are implanted with the energy of 10 keV and at a dose of  $1 \times 10^{15}/\text{cm}^2$ .

Hence, when the MOS transistor H1 operates, the range in which a depletion layer is formed expands within the polysilicon layer 1007 at the edge portion of the

active region AL, the effective thickness of the oxide film does not increase, the thickness of the oxide film becomes effectively thick, and a threshold value becomes high partially.

When a threshold value may become high partially, this structure may be applied not only to the MOS transistor L1 of the high-voltage circuit portion HP but also to the MOS transistor L1 of the low-voltage circuit portion LP.

Although adopting such a structure does not create many advantages in a MOS transistor which is formed on a bulk silicon substrate, in a MOS transistor which is formed on an SOI (silicon on insulator) substrate, adopting such a structure solves a problem of a deteriorated threshold value due to the structure of the edge portion of the active region AL.

Fig. 70 shows a MOS transistor which is formed on an SOI (silicon on insulator) substrate. The SOI substrate 1010 is formed by a silicon substrate 1013, a buried insulation film 1012 which is formed on the silicon substrate 1013, and an SOI layer which is formed on the buried insulation film 1012, and forms a MOS transistor formed on an SOI layer 1011. The SOI layer 1011 has a thin thickness. As shown in a portion which is indicated at E-E' line, in particular, in Fig. 64, in the edge portion of the active region AL, the SOI layer 1011 is extremely thin. The threshold value of the MOS transistor in this portion decreases lower than in other portion (which is indicated at F-F' line). Hence, there is a problem that the threshold value of the MOS transistor as a whole becomes low.

However, according to the present invention, the nitrogen-introduced region N50 is formed within the polysilicon layer 1007 on the edge portion of the active region AL, the range in which a depletion layer is formed becomes larger, the effective thickness of the oxide film becomes thick, and a threshold value is



partially increased. Thus, the problem is solved.

While the foregoing has described the fifth preferred embodiment of the present invention and the modification thereof in relation to an example of a semiconductor device which is basically formed on a bulk silicon substrate, it is needless to mention that the fifth preferred embodiment is applicable to a semiconductor device which is formed on an SOI substrate as described in relation to the second modification which is shown Fig. 70.

Further, although the first to the third modifications of the fifth preferred embodiment are related to examples of applications to the high-voltage circuit portion HP, it is needless to mention that the modifications may be applied to the low voltage circuit portion LP.

In addition, although the foregoing has described the fifth preferred embodiment of the present invention taking a stepdown circuit as an example, on a premise that the high-voltage circuit portion HP is disposed which is formed by the MOS transistor H1 which receives a relatively high voltage at the gate electrode and the low voltage circuit portion LP is disposed which is formed by the MOS transistor L1 which receives a relatively low voltage at the gate electrode, the present invention may be applied to a regular input/output circuit. That is, in an input/output circuit, a high voltage due to static electricity, e.g., a voltage which is higher than a power source voltage is supplied from outside to a gate electrode in some cases. However, when the present invention is applied, since the effective thickness of the gate oxide film is thick, even in this case, dielectric breakdown of the gate oxide film is prevented and an excellent input/output circuit is obtained.

While the invention has been described in detail, the foregoing description is in all aspects illustrative and not restrictive. It is understood that numerous other

modifications and variations can be devised without departing from the scope of the invention.

55807 "E9952469

We Claim:

1. A semiconductor device comprising at least one transistor on a semiconductor substrate, wherein

5 said at least one transistor comprises:

a semiconductor layer of a first conductivity type which is formed in a surface of said semiconductor substrate;

a channel dope layer of the first conductivity type which is formed selectively in said semiconductor layer; and

10 a control electrode which is formed at a position which faces said channel dope layer, above said semiconductor layer,

said control electrode comprises a polysilicon layer which internally includes an impurity of a second conductivity type and nitrogen, and

15 said nitrogen is introduced to a lower portion of said polysilicon layer in such a manner that said impurity has a relatively high concentration in an upper portion of said polysilicon layer but has a relatively low concentration in said lower portion of said polysilicon layer.

20 2. The semiconductor device of claim 1, wherein said at least one transistor includes at least two types of transistors, and said at least two types of transistors are structured so that concentrations of said nitrogen are different between said at least two types of transistors.

25 3. The semiconductor device of claim 2, wherein said at least two types of transistors include a first to a third types of transistors,

said first type of transistor comprises:

a pair of first semiconductor regions of the second conductivity type formed selectively and independently of each other within said semiconductor layer of said first type of transistor; and

5 a first gate oxide film which is formed on said semiconductor layer of said first type of transistor, between said pair of first semiconductor regions,

said channel dope layer of said first type of transistor is formed between said pair of first semiconductor regions,

said control electrode of said first type of transistor includes:

10 a first polysilicon layer which is formed on said first gate oxide film; and  
a first nitrogen-introduced region which is formed within said first polysilicon layer,

said second type of transistor comprises:

15 a pair of second semiconductor regions of the second conductivity type formed selectively and independently of each other within said semiconductor layer of said second type of transistor; and

a second gate oxide film which is formed on said semiconductor layer of said second type of transistor, between said pair of second semiconductor regions,

20 said channel dope layer of said second type of transistor is formed between said pair of second semiconductor regions,

said control electrode of said second type of transistor includes:

a second polysilicon layer which is formed on said second gate oxide film;  
and

25 a second nitrogen-introduced region which is formed within said second polysilicon layer,

said third type of transistor comprises:

a pair of third semiconductor regions of the second conductivity type formed selectively and independently of each other within said semiconductor layer of said third type of transistor; and

5 a third gate oxide film which is formed on said semiconductor layer of said third type of transistor, between said pair of third semiconductor regions;

said channel dope layer of said third type of transistor is formed between said pair of third semiconductor regions,

said control electrode of said third type of transistor includes:

10 a third polysilicon layer which is formed on said third gate oxide film; and  
a third nitrogen-introduced region which is formed within said third polysilicon layer,

concentrations of said first to third nitrogen-introduced regions are different from each other,

15 said first to said third gate oxide films have the same thickness, and  
said channel dope layers of said transistors of said first to said third types have the same impurity concentrations.

4. The semiconductor device of claim 2, wherein said at least two types of  
20 transistors includes a first to a third types of transistors,

said first type of transistor comprises:

a pair of first semiconductor regions of the second conductivity type formed selectively and independently of each other within said semiconductor layer of said first type of transistor; and

25 a first gate oxide film which is formed on said semiconductor layer of said

first type of transistor, between said pair of first semiconductor regions,

said channel dope layer of said first type of transistor is formed between said pair of first semiconductor regions,

said control electrode of said first type of transistor includes:

5 a first polysilicon layer which is formed on said first gate oxide film; and

a first nitrogen-introduced region which is formed within said first polysilicon layer,

said second type of transistor comprises:

10 a pair of second semiconductor regions of the second conductivity type formed selectively and independently of each other within said semiconductor layer of said second type of transistor; and

a second gate oxide film which is formed on said semiconductor layer of said second type of transistor, between said pair of second semiconductor regions,

15 said channel dope layer of said second type of transistor is formed between said pair of second semiconductor regions,

said control electrode of said second type of transistor includes:

a second polysilicon layer which is formed on said second gate oxide film;

and

20 a second nitrogen-introduced region which is formed within said second polysilicon layer,

said third type of transistor comprises:

a pair of third semiconductor regions of the second conductivity type formed selectively and independently of each other within said semiconductor layer of said third type of transistor;

25 a third gate oxide film which is formed on said semiconductor layer of said

third type of transistor, between said pair of third semiconductor regions;

a floating gate electrode which is formed on said third gate oxide film; and  
an inter-layer insulation film which is formed on said floating gate electrode,  
said channel dope layer of said third type of transistor is formed between said

5 pair of third semiconductor regions,

said control electrode of said third type of transistor includes:

a third polysilicon layer which is formed on said third gate oxide film; and  
a third nitrogen-introduced region which is formed within said third  
polysilicon layer,

10 a concentration of said first nitrogen-introduced region is higher than those  
of said second and said third nitrogen-introduced regions,

said first and said second gate oxide films have the same thickness which is  
a first thickness, while said third gate oxide film has a second thickness which is  
thicker than said first thickness, and

15 said channel dope layers of said transistors of said first to said third types  
have the same impurity concentrations.

5. The semiconductor device of claim 2, wherein said at least two types of  
transistors includes a first to a third types of transistors,

20 said first type of transistor comprises:

a pair of first semiconductor regions of the second conductivity type formed  
selectively and independently of each other within said semiconductor layer of said  
first type of transistor; and

a first gate oxide film which is formed on said semiconductor layer of said  
25 first type of transistor, between said pair of first semiconductor regions,

said channel dope layer is formed between said pair of first semiconductor regions,

said control electrode of said first type of transistor includes:

a first polysilicon layer which is formed on said first gate oxide film; and

5 a first nitrogen-introduced region which is formed within said first polysilicon layer,

said second type of transistor comprises:

a pair of second semiconductor regions of the second conductivity type formed selectively and independently of each other within said semiconductor layer of said  
10 second type of transistor; and

a second gate oxide film which is formed on said semiconductor layer of said second type of transistor, between said pair of second semiconductor regions,

said channel dope layer of said second type of transistor is formed between said pair of second semiconductor regions,

15 said second control electrode of said second type of transistor includes:

a second polysilicon layer which is formed on said second gate oxide film;  
and

a second nitrogen-introduced region which is formed within said second polysilicon layer,

20 said third type of transistor comprises:

a pair of third semiconductor regions of the second conductivity type formed selectively and independently of each other within said semiconductor layer of said third type of transistor;

a third gate oxide film which is formed on said semiconductor layer of said  
25 third type of transistor, between said pair of third semiconductor regions;



said channel dope layer of said third type of transistor is formed between said pair of third semiconductor regions,

said control electrode of said third type of transistor includes:

a third polysilicon layer which is formed on said third gate oxide film; and

5 a third nitrogen-introduced region which is formed within said third polysilicon layer,

a concentration of said third nitrogen-introduced region is higher than those of said first and said second nitrogen-introduced regions,

said first to said third gate oxide films have the same thickness, and

10 said channel dope layers of said transistors of said first and said third types have the same impurity concentrations.

6. A semiconductor device including at least one transistor on a semiconductor substrate, wherein

15 said at least one transistor comprises:

an active region which is defined by a field oxide film which is selectively formed on a major surface of said semiconductor substrate;

an oxide film which is formed on said active region; and

20 a control electrode which is formed on said oxide film and said field oxide film, said control electrode internally including a polysilicon layer into which an impurity of the same conductivity type as a source/drain layer and nitrogen are introduced, and

said nitrogen is selectively introduced to a lower portion of said polysilicon layer on an edge portion of said active region in such a manner that said impurity  
25 has a relatively high concentration in an upper portion of said polysilicon layer but

has a relatively low concentration in said lower portion of said polysilicon layer.

7. The semiconductor device of claim 6, wherein said nitrogen is introduced at a dose of  $1 \times 10^{15}/\text{cm}^2$  to  $1 \times 10^{16}/\text{cm}^2$ .

8. A semiconductor device including at least one transistor on a semiconductor substrate, wherein

said at least one transistor comprises:

an active region which is defined by a field oxide film which is selectively formed on a major surface of said semiconductor substrate;

an oxide film which is formed on said active region; and

a control electrode which is formed on said oxide film and said field oxide film, said control electrode internally including a first polysilicon layer into which nitrogen is introduced and a second polysilicon layer into which an impurity of the same conductivity type as a source/drain layer is introduced.

9. The semiconductor device of claim 8, wherein said nitrogen is introduced at a dose of  $1 \times 10^{15}/\text{cm}^2$  to  $1 \times 10^{16}/\text{cm}^2$ .

10. A method of manufacturing a semiconductor device in which there are at least one transistor on a semiconductor substrate, comprising the steps of:

(a) forming a semiconductor layer of a first conductivity type within a surface of said semiconductor substrate, at a position where said at least one transistor is formed;

(b) selectively forming a channel dope layer of the first conductivity type

within said semiconductor layer of said at least one transistor, by ion implantation;  
and

(c) forming a control electrode above said semiconductor layer of said at least one transistor, at a position facing said channel dope layer, wherein

5        said step (c) includes a step (c-1) of forming a polysilicon layer which includes an impurity of a second conductivity type and nitrogen, and

          said step (c-1) includes a step of introducing said nitrogen to a lower portion of said polysilicon layer.

10        11. The method of manufacturing a semiconductor device of claim 10, wherein said at least one transistor includes a first to a third types of transistors,

          said step (c) comprises the steps of:

          forming an oxide film on said semiconductor layers of said first to the third types of transistors;

15        forming a first polysilicon layer on said oxide film;

          introducing an impurity of the second conductivity type into said first polysilicon layer, to thereby form a second polysilicon layer;

          introducing nitrogen into a lower portion of said second polysilicon layer at a dose  $n_1$ , to thereby form a first nitrogen region;

20        masking over said second polysilicon layer at a position at which said first type of transistor is formed and introducing nitrogen into said first nitrogen region within a remaining portion of said second polysilicon layer at a dose  $n_2$  to thereby form a second nitrogen region;

          masking over said second polysilicon layer at a position at which said second  
25        type of transistor is formed and introducing nitrogen into said second nitrogen

region within a remaining portion of said second polysilicon layer at a dose  $n_3$  to thereby form a third nitrogen region; and

selectively removing said second polysilicon layer and said oxide film by patterning, to thereby form:

5 a first gate oxide film and said control electrode of said first type of transistor, on said semiconductor layer of said first type of transistor;

a second gate oxide film and said control electrode of said second type of transistor, on said semiconductor layer of said second type of transistor; and

10 a third gate oxide film and said control electrode of said third type of transistor, on said semiconductor layer of said third type of transistor.

12. The method of manufacturing a semiconductor device of claim 10, wherein said at least one transistor includes a first to a third types of transistors, said step (c) comprises the steps of:

15 forming a first oxide film having a first thickness on said semiconductor layers of said first to said third types of transistors;

selectively forming a first polysilicon layer which uniformly has an impurity of the second conductivity type on said first oxide film on said semiconductor layer of said third types of transistor;

20 selectively forming an insulation film on said first polysilicon layer while removing said first oxide film at positions where said first and said second types of transistors are formed;

forming a second oxide film having a second thickness which is thinner than said first thickness on said semiconductor layer of said first of transistor and said 25 second types of transistor;

forming a second polysilicon layer on said second oxide film and said insulation film;

introducing nitrogen into a lower portion of said second polysilicon layer at a dose n1 to thereby form a first nitrogen region;

5       masking over said second polysilicon layer at a position at which said second and said third types of transistors are formed and introducing nitrogen into said first nitrogen region within a remaining portion of said second polysilicon layer at a dose n2 to thereby form a second nitrogen region; and

10       selectively removing said second polysilicon layer and said first and said second oxide films by patterning, to thereby form:

a first gate oxide film and said control electrode of said first type of transistor, on said semiconductor layer of said first type of transistor;

a second gate oxide film and said control electrode of said second type of transistor, on said semiconductor layer of said second type of transistor; and

15       a third gate oxide film, a floating gate electrode, an inter-layer insulation film and said control electrode of said third type of transistor, on said semiconductor layer of said third type of transistor.

20       13. The method of manufacturing a semiconductor device of claim 10, wherein said at least one transistor includes a first to a third types of transistors,

said step (b) comprises a step of forming said channel dope layers of said first and said third types of transistors so that said channel dope layers have the same impurity concentration,

said step (c) comprises the steps of:

25       a step of forming an oxide film on said semiconductor layers of said first to

said third types of transistors;

forming a first polysilicon layer on said oxide film;

introducing an impurity of the second conductivity type into said first polysilicon layer thereby form a second polysilicon layer;

5 introducing nitrogen into a lower portion of said second polysilicon layer at a dose n1 to thereby form a first nitrogen region;

masking over said second polysilicon layer at a position at which said first and said second types of transistors are formed and introducing nitrogen into said first nitrogen region within a remaining portion of said second polysilicon layer at a  
10 dose n2 to thereby form a second nitrogen region; and

selectively removing said second polysilicon layer and said oxide film by patterning, to thereby form:

a first gate oxide film and said control electrode of said first type of transistor, on said semiconductor layer of said first type of transistor;

15 a second gate oxide film and said control electrode of said second type of transistor, on said semiconductor layer of said second type of transistor; and

a third gate oxide film and said control electrode of said third type of transistor, on said semiconductor layer of said third type of transistor.

## ABSTRACT OF THE DISCLOSURE

In a semiconductor device and a method of manufacturing the same according to the present invention, a trade-off relationship between threshold values and a diffusion layer leak is eliminated and it is not necessary to form gate oxide films at more than one stages. Since doses of nitrogen are different from each other between gate electrodes (4A to 4C) of N-channel type MOS transistors (T41 to T43), concentrations of nitrogen in the nitrogen-introduced regions (N1 to N3) are accordingly different from each other. Concentrations of nitrogen in the gate electrodes are progressively lower in the order of expected higher threshold values.

FIG. 1




FIG. 2






FIG. 3




FIG. 4




FIG. 5







FIG. 6



F I G . 7



F I G . 8



A cross-sectional view of a multi-layered structure. The structure consists of several layers: a top layer (101), a middle layer (102), and a bottom layer (1). The middle layer (102) contains three rectangular regions (100) separated by two vertical dividers (2). The top layer (101) also contains three rectangular regions (100) separated by two vertical dividers (2). The bottom layer (1) is a solid block. A magnetic field  $B^+$  is applied, indicated by downward-pointing arrows above the structure.

FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18






FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23





Figure 1 is a cross-sectional view of a multi-layered structure. The structure consists of several layers. At the bottom is a base layer labeled 21. Above it is a layer labeled 121, which has a wavy interface with the base layer. Above layer 121 is a layer with horizontal hatching, labeled 231. This layer contains three rounded rectangular voids. Above layer 231 is a layer with diagonal hatching, labeled 271. The topmost layer is labeled 241 and has a cross-hatched pattern. Two vertical wavy lines are shown, passing through the layers.

F I G . 2 7



F I G . 2 8




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35






FIG. 36





F I G . 3 7



F I G . 3 8




FIG. 39







FIG. 40




F I G . 4 1




F I G . 4 2



F I G . 4 3



F I G . 4 4



This cross-sectional diagram illustrates a semiconductor device with two distinct functional regions: a Logic Portion and a Flash Memory Portion. The device is built on a substrate 71, which includes a base layer 171 and a buried layer 172. A common source/drain layer 173 is present across both regions. In the Logic Portion, a gate stack 72 is formed over the substrate, featuring a gate dielectric 76 and a gate electrode 77. A channel region 79A is defined beneath the gate, and a source/drain region 80 is formed on the side. A contact plug 177 connects the source/drain region to a metal pad 176. The Flash Memory Portion, labeled 400, features a similar gate stack 72 but with a different internal structure. It includes a channel region 79B and a source/drain region 80. A contact plug 177 connects the source/drain region to a metal pad 176. The device is divided into a Logic Portion and a Flash Memory Portion by a vertical boundary. The Logic Portion includes a gate stack 72, a channel region 79A, a source/drain region 80, and a contact plug 177. The Flash Memory Portion includes a gate stack 72, a channel region 79B, a source/drain region 80, and a contact plug 177. The device is labeled with various reference numerals: 71, 72, 73, 74, 76, 77, 79A, 79B, 80, 171, 172, 173, 176, 177, and 400. The Logic Portion is labeled with A and A', and the Flash Memory Portion is labeled with B and B'.

The graph illustrates the nitrogen concentration profile across different layers of a polysilicon device. The y-axis represents Nitrogen Concentration, and the x-axis represents Depth in micrometers ( $\mu\text{m}$ ). The device structure consists of several layers: POLYSILICON, ONO (Oxide Nitride Oxide), POLY-SILICON,  $\text{SiO}_2$ , and BULK Si. Three cross-sections are shown: C-C' (top), A-A' (middle), and B-B' (bottom). The C-C' curve shows a peak in the POLYSILICON layer. The A-A' curve shows a peak in the POLY-SILICON layer. The B-B' curve shows a peak in the POLY-SILICON layer and a smaller peak in the BULK Si layer.

FIG. 47




FIG. 48




FIG. 49




FIG. 50




FIG. 51




FIG. 52






FIG. 53




FIG. 54




FIG. 55




FIG. 56




FIG. 57




FIG. 58




FIG. 59




FIG. 60




FIG. 61




FIG. 62







FIG. 63




F I G . 6 4



F I G . 6 5



F I G . 6 6



F I G . 6 7




FIG. 68




FIG. 69






FIG. 70




FIG. 71




FIG. 72




FIG. 73




FIG. 74




FIG. 75




FIG. 76




FIG. 77




FIG. 78




FIG. 79





FIG. 80



This cross-sectional diagram illustrates a semiconductor device with three distinct functional regions: a High-Voltage Resistant Portion, a Peripheral Circuit Portion, and a Memory Cell Array Portion. The device is built on a substrate (21) with a base layer (121) and a top layer (122). In the High-Voltage Resistant Portion, a high-voltage resistant element (A) is formed, consisting of a stack of layers (26, 29, 30) on a base (123) with a contact (127). The Peripheral Circuit Portion features a peripheral circuit element (B) with a stack of layers (25, 29, 30) on a base (124) and a contact (127). The Memory Cell Array Portion contains a memory cell array element (C) with a stack of layers (23, 27, 30) on a base (125) and a contact (127). The diagram also shows various other layers and contacts (e.g., 126, 128, 24, 28) and a top layer (22) with a pattern (T11, T12, T13).

OXIDE FILM THICKNESS

HIGH-VOLTAGE RESISTANT PORTION PERIPHERAL CIRCUIT PORTION MEMORY CELL ARRAY PORTION

FIG. 83




FIG. 84




FIG. 85




FIG. 86




FIG. 87






FIG. 88







F I G . 8 9




F I G . 9 0




F I G . 9 1




F I G. 9 2




F I G. 9 3




F I G. 9 4



F I G . 9 5



F I G . 9 6



F I G . 9 7




FIG. 98




FIG. 99




FIG. 100




FIG. 101




FIG. 102




FIG. 103







FIG. 104



F I G . 1 0 5



F I G . 1 0 6



F I G . 1 0 7




FIG. 108




FIG. 109






FIG. 110




FIG. 111




FIG. 112







FIG. 113



F I G . 1 1 4



F I G . 1 1 5



F I G . 1 1 6




FIG. 117




FIG. 118




FIG. 119




FIG. 120




FIG. 121







FIG. 122




F I G. 1 2 3




F I G. 1 2 4




F I G. 1 2 5



F I G . 1 2 6



F I G . 1 2 7



0039-2534-2YY DIV

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF: :

Shuichi UENO et al. : EXAMINER: UNASSIGNED

SERIAL NO: NEW APPLICATION :

FILED: HEREWITH : GROUP ART UNIT: UNASSIGNED

FOR: SEMICONDUCTOR DEVICE :  
AND METHOD OF  
MANUFACTURING THE SAME

LETTER REQUESTING APPROVAL OF DRAWING CHANGES

ASSISTANT COMMISSIONER FOR PATENTS  
WASHINGTON, D.C. 20231

SIR:

Please review for approval the proposed changes to the Formal Drawings shown in  
**RED** on the attached photocopies of the drawings.

Once these changes have been reviewed and approved by the Examiner in charge of  
this case, instructions for their implementation will be forwarded to an approved bonded  
draftsman.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.



Gregory J. Maier  
Attorney of Record  
Registration No: 25,599

Carl E. Schlier  
Registration No: 34,426

Crystal Square Five - Fourth Floor  
1755 Jefferson Davis Highway  
Arlington, Virginia 22202  
(703) 413-3000  
Fax No. (703) 413-2220  
/jfb



FIG. 11




FIG. 12




Table 1. (continued)	
1997-1998	0.00
1998-1999	0.00
1999-2000	0.00
2000-2001	0.00
2001-2002	0.00
2002-2003	0.00
2003-2004	0.00
2004-2005	0.00
2005-2006	0.00
2006-2007	0.00
2007-2008	0.00
2008-2009	0.00
2009-2010	0.00
2010-2011	0.00
2011-2012	0.00
2012-2013	0.00
2013-2014	0.00
2014-2015	0.00
2015-2016	0.00
2016-2017	0.00
2017-2018	0.00
2018-2019	0.00
2019-2020	0.00
2020-2021	0.00
2021-2022	0.00
2022-2023	0.00
2023-2024	0.00
2024-2025	0.00
2025-2026	0.00
2026-2027	0.00
2027-2028	0.00
2028-2029	0.00
2029-2030	0.00
2030-2031	0.00
2031-2032	0.00
2032-2033	0.00
2033-2034	0.00
2034-2035	0.00
2035-2036	0.00
2036-2037	0.00
2037-2038	0.00
2038-2039	0.00
2039-2040	0.00
2040-2041	0.00
2041-2042	0.00
2042-2043	0.00
2043-2044	0.00
2044-2045	0.00
2045-2046	0.00
2046-2047	0.00
2047-2048	0.00
2048-2049	0.00
2049-2050	0.00
2050-2051	0.00
2051-2052	0.00
2052-2053	0.00
2053-2054	0.00
2054-2055	0.00
2055-2056	0.00
2056-2057	0.00
2057-2058	0.00
2058-2059	0.00
2059-2060	0.00
2060-2061	0.00
2061-2062	0.00
2062-2063	0.00
2063-2064	0.00
2064-2065	0.00
2065-2066	0.00
2066-2067	0.00
2067-2068	0.00
2068-2069	0.00
2069-2070	0.00
2070-2071	0.00
2071-2072	0.00
2072-2073	0.00
2073-2074	0.00
2074-2075	0.00
2075-2076	0.00
2076-2077	0.00
2077-2078	0.00
2078-2079	0.00
2079-2080	0.00
2080-2081	0.00
2081-2082	0.00
2082-2083	0.00
2083-2084	0.00
2084-2085	0.00
2085-2086	0.00
2086-2087	0.00
2087-2088	0.00
2088-2089	0.00
2089-2090	0.00
2090-2091	0.00
2091-2092	0.00
2092-2093	0.00
2093-2094	0.00
2094-2095	0.00
2095-2096	0.00
2096-2097	0.00
2097-2098	0.00
2098-2099	0.00
2099-2100	0.00
2100-2101	0.00
2101-2102	0.00
2102-2103	0.00
2103-2104	0.00
2104-2105	0.00
2105-2106	0.00
2106-2107	0.00
2107-2108	0.00
2108-2109	0.00
2109-2110	0.00
2110-2111	0.00
2111-2112	0.00
2112-2113	0.00
2113-2114	0.00
2114-2115	0.00
2115-2116	0.00
2116-2117	0.00
2117-2118	0.00
2118-2119	0.00
2119-2120	0.00
2120-2121	0.00
2121-2122	0.00
2122-2123	0.00
2123-2124	0.00



FIG. 60




FIG. 61




FIG. 68





FIG. 69



# Declaration and Power of Attorney For Patent Application

## 特許出願宣言書及び委任状

### Japanese Language Declaration

#### 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

SEMICONDUCTOR DEVICE AND METHOD OF

MANUFACTURING THE SAME

上記発明の明細書（下記の欄でx印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ \_\_月\_\_日に提出され、米国出願番号または特許協定条約国際出願番号を\_\_\_\_とし、  
（該当する場合）\_\_\_\_に訂正されました。

☐ was filed on \_\_\_\_\_  
as United States Application Number or  
PCT International Application Number  
\_\_\_\_\_ and was amended on  
\_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されたとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

**Japanese Language Declaration**  
(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも一カ国を指定している特許協力条約365(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

**Prior Foreign Application(s)**

外国での先行出願

<u>9-123941(P)</u>	<u>Japan</u>
(Number)	(Country)
(番号)	(国名)
<hr/>	<hr/>
(Number)	(Country)
(番号)	(国名)

私は、第35編米国法典119条(e)項に基づいて下記の米国外特許出願規定に記載された権利をここに主張いたします。

<hr/>	<hr/>
(Application No.)	(Filing Date)
(出願番号)	(出願日)

私は、下記の米国法典第35編120条に基づいて下記の米国外特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づき権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国外特許出願に開示されていない限り、その先行米国外特許出願提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

<hr/>	<hr/>
(Application No.)	(Filing Date)
(出願番号)	(出願日)

<hr/>	<hr/>
(Application No.)	(Filing Date)
(出願番号)	(出願日)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じることに基づき表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

**Priority Not Claimed**

優先権主張なし

<u>May 14, 1997</u>	<input type="checkbox"/>
(Day/Month/Year Filed)	
(出願年月日)	
<hr/>	<input type="checkbox"/>
(Day/Month/Year Filed)	
(出願年月日)	

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

<hr/>	<hr/>
(Application No.)	(Filing Date)
(出願番号)	(出願日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

<hr/>
(Status Patented, Pending, Abandoned)
(現況：特許許可済、係属中、放棄済)

<hr/>
(Status Patented, Pending, Abandoned)
(現況：特許許可済、係属中、放棄済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

# Japanese Language Declaration

(日本語宣言書)

委任状：私は下記の発明者として、本出願に関する一切の  
手続を米特許商標局に対して遂行する弁理士または代理人  
として、下記の者を指名いたします。  
(弁理士、または代理人の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby  
appoint the following attorney(s) and/or agent(s) to prosecute  
this application and transact all business in the Patent and  
Trademark Office connected therewith. (list name and  
registration number)

Norman F. Oblon, Registration Number 24,618; Marvin J. Spivak, Registration Number 24,913; C. Irvin McClelland, Registration Number 21,124; Gregory J. Maier, Registration Number 25,599; Arthur I. Neustadt, Registration Number 24,854; Richard D. Kelly, Registration Number 27,757; James D. Hamilton, Registration Number 28,421; Eckhard H. Kuesters, Registration Number 28,870; Robert T. Pous, Registration Number 29,099; Charles L. Gholz, Registration Number 26,395; Vincent J. Sunderdick, Registration Number 29,004; William E. Beaumont, Registration Number 30,996; Steven B. Kelber, Registration Number 30,073; Robert F. Gnuse, Registration Number 27,295; Jean-Paul Lavalleye, Registration Number 31,451; Timothy R. Schwartz, Registration Number 32,171; Stephen G. Baxter, Registration Number 32,884; Martin M. Zoltick, Registration Number 35,745; Robert W. Hahl, Registration Number 33,893; Richard L. Treanor, Registration Number 36,379; Steven P. Weihrouch, Registration Number 32,829; John T. Goolkasian, Registration Number 26,142; Marc R. Labgold, Registration Number 34,651; William J. Healey, Registration Number 36,160; Richard L. Chinn, Registration Number 34,305; Steven E. Lipman, Registration Number 30,011; Carl E. Schlier, Registration Number 34,426; James J. Kulbaski, Registration Number 34,648; Catherine B. Richardson, Registration Number 39,007; Richard A. Neifeld, Registration Number 35,299; J. Derek Mason, Registration Number 35,270; and Jacques M. Dulin, Registration Number 24,067, with full powers of substitution and revocation.

書類送付先

Send Correspondence to:

OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.

Fourth Floor  
1755 Jefferson Davis Highway  
Arlington, Virginia 22202 U S A

直接電話連絡先：(名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

(703) 413-3000

唯一または第一発明者名	Full name of sole or first inventor	Shuichi UENO
発明者の署名	inventor's signature	Shuichi Ueno
日付	Date	October 8, 1997
住所	Residence	TOKYO, JAPAN
国籍	Citizenship	JAPAN
私書箱	Post Office Address	c/o Mitsubishi Denki Kabushiki Kaisha, 2-3, Marunouchi 2-chome, Chiyoda-ku, TOKYO 100 JAPAN
第二共同発明者	Full name of second joint inventor, if any	Yoshinori OKUMURA
第二共同発明者の署名	Second inventor's signature	Yoshinori Okumura
日付	Date	October 8, 1997
住所	Residence	TOKYO, JAPAN
国籍	Citizenship	JAPAN
私書箱	Post Office Address	c/o Mitsubishi Denki Kabushiki Kaisha, 2-3, Marunouchi 2-chome, Chiyoda-ku, TOKYO 100 JAPAN

(第三以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors.)

## Japanese Language Declaration

	Full name of third joint inventor, if any <b>Shigenobu MAEDA</b>
日付	<div style="display: flex; justify-content: space-between;"> <div>Third Inventor's signature <i>Shigenobu Maeda</i></div> <div>Date October 8, 1997</div> </div>
住所	Residence <b>TOKYO, JAPAN</b>
国籍	Citizenship <b>JAPAN</b>
郵便の宛先	Post Office Address <b>c/o Mitsubishi Denki Kabushiki Kaisha, 2-3, Marunouchi 2-chome, Chiyoda-ku, TOKYO 100 JAPAN</b>

	Full name of fourth joint inventor, if any <b>Shigeto MAEGAWA</b>
日付	<div style="display: flex; justify-content: space-between;"> <div>Fourth Inventor's signature <i>Shigeto Maegawa</i></div> <div>Date October 8, 1997</div> </div>
住所	Residence <b>TOKYO, JAPAN</b>
国籍	Citizenship <b>JAPAN</b>
郵便の宛先	Post Office Address <b>c/o Mitsubishi Denki Kabushiki Kaisha, 2-3, Marunouchi 2-chome, Chiyoda-ku, TOKYO 100 JAPAN</b>

	Full name of fifth joint inventor, if any
日付	<div style="display: flex; justify-content: space-between;"> <div>Fifth Inventor's signature</div> <div>Date</div> </div>
住所	Residence
国籍	Citizenship
郵便の宛先	Post Office Address

	Full name of sixth joint inventor, if any
日付	<div style="display: flex; justify-content: space-between;"> <div>Sixth Inventor's signature</div> <div>Date</div> </div>
住所	Residence
国籍	Citizenship
郵便の宛先	Post Office Address

第六またはそれ以降の共同発明者に対しても同様な情報および署名を提供すること。)

(Supply similar information and signature for third and subsequent joint inventors)